ECL to CMOS translation and latch logic circuit
First Claim
1. A logic circuit for providing translation of input ECL logic signals to CMOS logic output signals, comprising:
- input buffer means responsive to applied ECL logic signals for providing differential ECL logic output signals at first and second outputs;
translation and latch circuit means responsive to said differential ECL logic signals and being responsive to clock pulses applied thereto for providing first and second complementary CMOS control signals at respective outputs, said translation and latch circuit means maintaining said first and second CMOS control signals at a predetermined logic level in the absence of said clock pulses;
inverter circuit means responsive to said second CMOS control signal for providing at least one control signal; and
at least one output buffer stage responsive to said first CMOS control signal for providing the CMOS logic output signals at a first output of the logic circuit during said clock pulses and being responsive to said at least one control signal for maintaining the particular logic level of the CMOS logic output signals provided at the output of the logic circuit between clock pulses.
7 Assignments
0 Petitions
Accused Products
Abstract
A logic circuit that is responsive to applied ECL input logic signals for providing complementary CMOS logic output signals at first and second outputs includes a translation and latch circuit as well as feedback circuitry. The logic circuit includes an input buffer circuit that provides ECL differential logic signals to the translation and latch circuit, the latter of which receives a CMOS clocking pulse. The translation and latch circuit is responsive both to the clocking pulse and the differential ECL logic output signals for producing complementary CMOS control signals at first and second outputs which are latched during the duration of the clocking pulse. A feedback circuit comprising a pair of CMOS inverters each coupled respectively to the first and second outputs of the translation and latch circuit provide feedback control signals which are applied respectively to a pair of CMOS output buffer stages in conjunction with the CMOS control signals to produce the CMOS logic output signals. Between clocking pulses the feedback circuit latches the output signals from the pair of output buffer stages.
25 Citations
15 Claims
-
1. A logic circuit for providing translation of input ECL logic signals to CMOS logic output signals, comprising:
-
input buffer means responsive to applied ECL logic signals for providing differential ECL logic output signals at first and second outputs; translation and latch circuit means responsive to said differential ECL logic signals and being responsive to clock pulses applied thereto for providing first and second complementary CMOS control signals at respective outputs, said translation and latch circuit means maintaining said first and second CMOS control signals at a predetermined logic level in the absence of said clock pulses; inverter circuit means responsive to said second CMOS control signal for providing at least one control signal; and at least one output buffer stage responsive to said first CMOS control signal for providing the CMOS logic output signals at a first output of the logic circuit during said clock pulses and being responsive to said at least one control signal for maintaining the particular logic level of the CMOS logic output signals provided at the output of the logic circuit between clock pulses.
-
-
2. The logic circuit of claim 16 including:
-
said inverter circuit means being responsive to said first CMOS control signal for providing an additional control signal; and an additional output buffer stage responsive to said second CMOS control signal for providing CMOS logic output signals at a second output of the circuit wherein said CMOS logic output signals appearing at said second output are the complements of said CMOS logic output signals appearing at said first output of the circuit, said additional output buffer stage being responsive to said additional control signal for maintaining the particular logic level of the CMOS logic output signals at said second output of the circuit. - View Dependent Claims (3, 4, 5, 6, 7)
-
-
8. An integrated logic circuit responsive to applied ECL input logic signals for providing CMOS output logic signals, comprising:
-
input buffer means responsive to the ECL input logic signals for providing differential ECL logic output signals; circuit means responsive both to applied clock pulses and said differential ECL logic output signals for providing first and second CMOS control signals at first and second outputs thereof and for latching said first and second CMOS control signals to a predetermined logic level between said applied pulses; inverter circuit means responsive to said first and second CMOS control signals for providing first and second complementary control signals; and output circuit means responsive to said first and second CMOS control signals and said first and second control signals for providing complementary CMOS output logic signals at first and second outputs of the logic circuit, said inverter circuit means causing said CMOS output logic signals to be latched at their predetermined logic level states during the absence of said clock pulses applied to the logic circuit. - View Dependent Claims (9, 10, 11)
-
-
12. An integrated memory circuit including an ECL input logic signal to CMOS output logic translation and latch circuit wherein said translation and latch circuit comprises:
-
input buffer means responsive to ECL input logic signals for providing differential ECL logic output signals; circuit means responsive both to applied clock pulses and said differential ECL logic output signals for providing first and second CMOS control signals at first and second outputs thereof and for latching said CMOS control signals to a predetermined logic level during the absence of said applied clock pulses; inverter circuit means responsive to said first and second CMOS control signals for providing first and second complementary control signals; and output circuit means responsive to said first and second CMOS control signals and said first and second control signals for providing first and second complementary CMOS output logic signals at first and second outputs of the translation and latch circuit, said inverter circuit means causing said CMOS output logic signals to be latched at their predetermined logic level states between said applied pulses. - View Dependent Claims (13, 14, 15)
-
Specification