×

Jagged-edge killer circuit for three-dimensional display

  • US 5,157,385 A
  • Filed: 10/23/1990
  • Issued: 10/20/1992
  • Est. Priority Date: 10/25/1989
  • Status: Expired due to Fees
First Claim
Patent Images

1. A jagged-edge killer circuit for a three-dimensional display, comprising:

  • a frame buffer for storing data of each pixel on the display screen by a pixel unit;

    a Z-buffer for storing distance data in a depth direction of a picture by a sub-pixel unit into which said pixel as a storage unit of said frame buffer is subdivided in a predetermined number;

    a picture data buffer for storing picture data by said sub-pixel unit;

    means for comparing said data stored in said Z-buffer with new distance data in the depth direction with respect to each new sub-pixel into which a new pixel is subdivided in said predetermined number when picture data of said new pixel are written in said picture data buffer;

    first means for renewing storage contents of said picture data buffer with respect to only sub-pixel having nearer distances in the depth direction within said sub-pixels subdivided rom said new pixel into said predetermined number on the basis of a comparison result of said means for comparing;

    second means for renewing storage contents of said Z-buffer by said new distance data of said sub-pixels having said predetermined number corresponding to said new pixel; and

    generating means for generating picture data of said pixel unit in said frame buffer by performing an arithmetical mean of said picture data of said sub-pixel unit having said predetermined number in said picture data buffer;

    wherein said picture data buffer comprises a first buffer memory having a plurality of memories for storing picture data of each sub-pixel, a second buffer memory having a plurality of memories of each sub-pixel, first group selectors for selecting said memories outputting said picture data to said generating means, second group selectors for selecting said memories outputting flags for representing that said picture data have been written to said generating means, and third group selectors for selecting memories using several address signals.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×