×

Variable decimation architecture for a delta-sigma analog-to-digital converter

  • US 5,157,395 A
  • Filed: 03/04/1991
  • Issued: 10/20/1992
  • Est. Priority Date: 03/04/1991
  • Status: Expired due to Term
First Claim
Patent Images

1. A digital filter for receiving an input digital signal and outputting a decimated digital signal, comprising:

  • a first digital filter section having a fixed decimation ratio and for decimating the input digital signal from a first sampling frequency to a second sampling frequency that is lower than said first sampling frequency; and

    a second digital filter section having a variable decimation ratio selected in response to receiving a configuration control signal, said second digital filter section operable to receive a digital signal output at said second sampling frequency from said first digital filter section and to output a digital signal at a third sampling frequency that is lower than said second sampling frequency by a ratio corresponding to said variable decimation ratio.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×