×

Method for fabricating semiconductor circuits

  • US 5,196,233 A
  • Filed: 01/18/1989
  • Issued: 03/23/1993
  • Est. Priority Date: 01/18/1989
  • Status: Expired due to Term
First Claim
Patent Images

1. A method for making a resistive load element for a semiconductor integrated circuit device, comprising the steps of:

  • forming a first layer of polycrystalline silicon signal lines over the integrated circuit;

    forming an insulating layer over the integrated circuit;

    forming contact openings in the insulating layer, wherein a selected set of such openings expose portions of the first layer of signal lines and an underlying substrate in each opening;

    forming a second layer of polycrystalline silicon having a first conductivity type over the surface of the integrated circuit;

    within the second polycrystalline layer, forming regions having a second conductivity type;

    patterning the second polycrystalline layer to form elongate elements having a region of the first conductivity type between two separate regions of the second conductivity type, wherein current flowing through the element passes successively through second conductivity type, then first conductivity type, then second conductivity type regions, and further wherein the elongate elements make electrical contact with both the underlying substrate and with the exposed first polycrystalline silicon layer portions in the contact openings, thereby forming a shared contact.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×