Low-power clocking circuits
First Claim
Patent Images
1. A method of switching a circuit comprising a plurality of non or minimal power consumption logic elements, said circuit comprising at least a first switchable CMOS logic element and a second switchable CMOS logic element, the method comprising the steps of:
- enabling said first logic element to allow said first logic element to reach a steady logic state, andenabling said second logic element when said first logic element reaches a substantially steady logic state,the enabling of each element being substantially coordinated with cycles of an AC power source.
1 Assignment
0 Petitions
Accused Products
Abstract
In switching a CMOS circuit comprising first and second switchable logic elements the first logic element is enabled so as to allow it to reach a steady logic state and the second logic element is not enabled until the first logic element reaches a substantially steady logic state. The current drawn by the circuit at any time is thereby reduced.
22 Citations
9 Claims
-
1. A method of switching a circuit comprising a plurality of non or minimal power consumption logic elements, said circuit comprising at least a first switchable CMOS logic element and a second switchable CMOS logic element, the method comprising the steps of:
-
enabling said first logic element to allow said first logic element to reach a steady logic state, and enabling said second logic element when said first logic element reaches a substantially steady logic state, the enabling of each element being substantially coordinated with cycles of an AC power source. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A device for switching a circuit comprising a plurality of non or minimal power consumption logic elements, said circuit comprising at least a first switchable CMOS logic element and a second switchable CMOS logic element, said device comprising:
timing means coupled to said first element for enabling said first element to reach a steady logic state, said timing means further being coupled to said second element for enabling said second element to reach a steady logic state when the first element reaches a substantially steady logic state, and means for coupling each of said elements to an AC power source, the enabling of each element being substantially coordinated with cycles of an AC power source. - View Dependent Claims (8, 9)
Specification