Method of highly compact EPROM and flash EEPROM devices
First Claim
1. A method of forming a split-channel electrically programmable read only memory transistor on a semiconductor substrate surface, comprising the steps of:
- forming on said surface a floating gate having a first pair of opposite sidewalls across said floating gate in a first direction and a second pair of opposite sidewalls across said floating gate in a second direction, said first and second directions being substantially perpendicular to each other, said second pair of sidewalls being substantially parallel to each other and separated by a first distance, and said floating gate being electrically isolated by a gate dielectric layer from said substrate,forming a spacer having one edge immediately adjacent only one of said first pair of sidewalls of said floating gate and an opposite edge of said spacer being positioned a distance therefrom over said substrate surface that is defined by an etching process without the use of a separate mask,forming source and drain regions in said substrate by using the adjacent floating gate and spacer as a channel mask, whereby a channel region is formed in the substrate under the masked region between the source and drain regions,thereafter removing said spacer,thereafter forming a control gate extending in said first direction over at least a portion of the floating gate and substrate channel region that was occupied by said spacer, said control gate being electrically insulated from said floating gate and said substrate,forming regions of a tunnel erase dielectric layer on each of said second pair of floating gate sidewalls, andforming on the tunnel dielectric layers a pair of parallel erase gates extending in said first direction between the source and drain regions and separated in said second direction by a second distance that is less than said first distance,whereby a split-channel electrically programmable read only memory transistor is formed.
3 Assignments
0 Petitions
Accused Products
Abstract
Structures, methods of manufacturing and methods of use of electrically programmable read only memories (EPROM) and flash electrically erasable and programmable read only memories (EEPROM) include split channel and other cell configurations. An arrangement of elements and cooperative processes of manufacture provide self-alignment of the elements. An intelligent programming technique allows each memory cell to store more than the usual one bit of information. An intelligent erase algorithm prolongs the useful life of the memory cells. Use of these various features provides memory having a very high storage density and a long life, making it particularly useful as a solid state memory in place of magnetic disk storage devices in computer systems.
259 Citations
52 Claims
-
1. A method of forming a split-channel electrically programmable read only memory transistor on a semiconductor substrate surface, comprising the steps of:
-
forming on said surface a floating gate having a first pair of opposite sidewalls across said floating gate in a first direction and a second pair of opposite sidewalls across said floating gate in a second direction, said first and second directions being substantially perpendicular to each other, said second pair of sidewalls being substantially parallel to each other and separated by a first distance, and said floating gate being electrically isolated by a gate dielectric layer from said substrate, forming a spacer having one edge immediately adjacent only one of said first pair of sidewalls of said floating gate and an opposite edge of said spacer being positioned a distance therefrom over said substrate surface that is defined by an etching process without the use of a separate mask, forming source and drain regions in said substrate by using the adjacent floating gate and spacer as a channel mask, whereby a channel region is formed in the substrate under the masked region between the source and drain regions, thereafter removing said spacer, thereafter forming a control gate extending in said first direction over at least a portion of the floating gate and substrate channel region that was occupied by said spacer, said control gate being electrically insulated from said floating gate and said substrate, forming regions of a tunnel erase dielectric layer on each of said second pair of floating gate sidewalls, and forming on the tunnel dielectric layers a pair of parallel erase gates extending in said first direction between the source and drain regions and separated in said second direction by a second distance that is less than said first distance, whereby a split-channel electrically programmable read only memory transistor is formed. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A method of forming a split-channel flash electrically erasable and programmable read only memory cell on a semiconductor substrate surface, comprising the steps of:
-
forming on said surface a floating gate having opposite sides in a first direction across said floating gate and opposite ends in a second direction across said floating gate and separated by a first distance, said first and second directions being substantially orthogonal to each other, said floating gate being electrically insulated from said substrate by a gate dielectric layer, forming in said substrate a drain region adjacent one side of said floating gate and a source region spaced apart from an opposite side of said floating gate, thereby to form a channel region between the source and drain that has a first channel region under the floating gate and a second channel region between the source region and the opposite floating gate side, forming a control gate extending in said first direction over at least a portion of the floating gate and said second channel region, said control gate being electrically insulated from said floating gate and said substrate, forming regions of a tunnel erase dielectric layer on each of opposite ends of said floating gate, and forming a pair of parallel erase gates elongated in said first direction and extending between the source and drain regions and across the opposite ends of the floating gate on the tunnel dielectric layer, said erase gates being separated in said second direction by a second distance, said second distance being less than said first distance. - View Dependent Claims (13, 14, 15, 16, 17, 22)
-
-
18. A method of forming a two dimensional array of flash electrically erasable and programmable read only memory cells on a semiconductor substrate, comprising the steps of:
-
forming on said substrate a plurality of rectangularly shaped floating gates in a two dimensional array of symmetrical rows and columns by use of a first photolithography mask, each floating gate being isolated from said substrate by a gate dielectric layer and having opposing substantially parallel end walls separated by a first distance in a first direction, forming source and drain regions spaced apart in said substrate with a channel therebetween, forming a tunnel erase dielectric layer on the floating gates in regions adjacent their opposing ends, forming a plurality of substantially parallel control gates that each extend in a second direction over several of the floating gates with insulation therebetween, said first and second directions being substantially perpendicular to each other, and forming on said substrate with a second photolithography mask separate from said first mask a plurality of substantially parallel erase gates elongated in said second direction and separated by a second distance in said first direction and positioned between rows of floating gates with a width sufficient to contact said erase dielectric regions on the floating gates thereof, said second distance being less than said first distance. - View Dependent Claims (19, 20, 21, 23, 24, 25, 26)
-
-
27. A method of forming a two dimensional array of flash electrically erasable and programmable read only memory cells on a semiconductor substrate, comprising the steps of:
-
forming on said substrate a plurality of rectangularly shaped floating gates in a two dimensional array of symmetrical rows and columns by use of a first mask, each floating gate being isolated from said substrate by a gate dielectric layer and having opposing ends separated by a first distance, forming source and drain regions in said substrate by using the plurality of floating gates as a portion of a second mask to define a channel between the source and drain regions, wherein each of said channels has a first channel portion adjacent to said drain region and covered by said floating gate and a second channel portion adjacent to said source region, forming a tunnel erase dielectric layer on the surface of said floating gates, forming on said substrate with a third mask a plurality of elongated parallel erase gates separated by a second distance smaller than said first distance and positioned between adjacent rows of floating gates in the direction extending between said source and drain regions, said erase gates having a width sufficient to contact on opposite sides thereof said tunnel erase dielectric layers of the erase gates at said opposing end of the floating gates thereof, replacing said tunnel erase dielectric layer on the surface of said floating gates which is not covered by said erase gates and on the surface of said substrate which is not covered by said floating gate and said erase gate with a second dielectric layer, said second dielectric layer also forming an insulation layer over said erase gates, and forming by a fourth mask a plurality of elongated parallel control gates in between each pair of said erase gates and extending in the same direction as said erase gates such that each control gate extends over several of the floating gates and their adjacent second channel portions, said control gates being insulated by said second dielectric layer from said floating gates, said second channel portion, and said erase gates. - View Dependent Claims (28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40)
-
-
41. A method of forming a two dimensional array of symmetrical rows and columns of flash electrically erasable and programmable read only memory cells on a semiconductor substrate, comprising the steps of:
-
forming on said substrate a gate dielectric layer, forming on said gate dielectric layer by a first mask a plurality of parallel narrow elongated strips in a first conductive layer with their lengths extending in a first direction, forming source and drain regions in said substrate in elongated narrow strips with their lengths extending in said first direction by using said narrow strips as a portion of a second mask to define channels between said source and drain regions, wherein each such channel between a corresponding one of said source and said drain regions has a first channel portion adjacent to said drain region which is covered by a corresponding one of said narrow strips and a second channel portion adjacent to said source region which is not covered by said narrow strip but adjacent thereto, forming a second dielectric layer on said first conductive layer and said substrate, forming with a third mask in a second conductive layer over said second dielectric layer a plurality of parallel strips of elongated control gates having a given width and their lengths extending in a second direction orthogonal to said first direction, thereby to form each control gate extending over several of said narrow strips and said second channel portions, forming an insulating film over said control gate strips, removing said second dielectric layer in exposed areas between adjacent strips of said control gates, removing said narrow strips of said first conductive layer in exposed areas where said second dielectric layer has been removed, thereby forming said first conductive layer into individual floating gates whose opposing ends are essentially self-aligned with the edges of said strips of control gates, forming a tunnel erase dielectric on the exposed vertical sidewalls of said opposing ends of said floating gates, and forming with a fourth mask in a third conductive layer a plurality of parallel strips of erase gates in said second direction and overlying said substrate between adjacent rows of floating gates and having a strip to strip separation less than said given width so as to overlie said tunnel erase dielectric on said opposing ends of said floating gates. - View Dependent Claims (42, 43, 44, 45, 46, 47, 48, 49, 50, 51)
-
-
52. A method of forming an array of split-channel flash electrically programmable read only memory cells on a semiconductor substrate surface, comprising the steps of:
-
providing a plurality of parallel elongated source and drain regions spaced across the substrate surface, a length of said regions extending in a first direction and being spaced apart to form channel regions therebetween in a second direction, said first and second directions being substantially orthogonal to each other, forming a two dimensional array of floating gates that are insulated from said substrate surface and spaced apart from each other, said floating gates extending from one of said source and drain regions across the channel region on one side thereof a portion of the distance to an adjacent of the source and drain regions, providing a plurality of parallel elongated control gates with lengths extending in said second direction over but insulated from a plurality of floating gates and at least a portion of the substrate surface inbetween, said control gates being spaced apart in said first direction, and providing a plurality of parallel elongated erase gates extending in said second direction and positioned inbetween said control gates in said first direction, said erase gates being capacitively coupled to said floating gates through tunnel dielectric layers and to said substrate surface through thin gate dielectric layers at least across the channel regions in the second direction between source and drain regions and inbetween rows of floating gates in said first direction, whereby adjacent memory cells can be isolated from each other in said first direction by a field effect of the erase gates on the substrate beneath them.
-
Specification