Digital discriminator for pulse shaped .pi./4 shifted differentially encoded quadrature phase shift keying
First Claim
1. In a receiver of a cellular telephone for receiving phase angles encoded in a received signal, a digital discriminator, said discriminator comprising:
- a) a heterodyne circuit for converting said received signal to an intermediate frequency (IF) signal;
b) an analog to digital (A/D) converter circuit coupled to the heterodyne circuit for sampling said IF signal and for creating a digital output signal having a plurality of samples, each sample comprising a quadrature coefficient signal and an in-phase coefficient signal;
c) a sorter circuit coupled to receive the digital signal from the A/D converter and provide a predetermined number of samples for decoding;
d) means for producing an initial sample index;
e) a sample and phase adjustment (SPA) circuit coupled to the sorter circuit for receiving the samples of the sorter circuit, coupled to the means for producing an initial sample index for receiving an initial sample timing index, for receiving a sample timing index, for selecting samples for decoding based upon the sample timing index, for receiving a carrier phase adjustment, and creating a set of output samples based upon the selected samples and carrier phase adjustment, each SPA output sample comprising a quadrature coefficient and an in-phase coefficient;
f) a means for providing a set of relative phase angle samples from the set of output samples from the SPA circuit, the relative phase angle providing means coupled to the SPA circuit;
g) a modulo-2π
correction circuit coupled to the relative phase angle providing means for receiving the relative phase angle samples, for correcting for phase angles which wrap-around the real axis and for creating a set of corrected relative phase angle samples;
h) an integrate and dump filter (IDF) coupled to the modulo-2π
correction circuit for receiving the corrected relative phase angle samples and sum them over each symbol period, then creating an output signal from the sums, each sum representing a decoded phase angle for the current symbol;
i) a four-phase decoder circuit coupled to the IDF circuit for receiving the decoded phase angle of the symbol and for decoding the angle into a pair of decoded bits; and
j) an adjustment circuit coupled to receive the signal sent to the four-phase decoder circuit for calculating a decoding error between the decoded phase angle for each symbol in a preamble and a respective one of a predetermined set of phase angles stored by the adjustment circuit, and for adjusting the sample timing and carrier phase adjustment to minimize the decoding error.
2 Assignments
0 Petitions
Accused Products
Abstract
A digital radio receiver for synchronization of radiowave transmissions for digital and analog FM signals in TDMA systems such as cellular telephones uses a tangent type discriminator that minimizes the bit error rate. The digital discriminator employs A/D converter circuit that samples a received intermediate frequency (IF) signal, a sorter circuit that produces a predetermined number of samples to be used in the decoding, a sample and phase adjustment circuit that allows for a carrier phase adjustment and sample timing adjustment, a divider circuit that eliminates the need for a conventional limiter by causing a ratio of amplitudes to be processed instead of absolute signal amplitudes, an inverse tangent circuit that creates a decoded phase angle from the ratio, a delay circuit and a summer circuit that create a differential signal, a modulo-2π correction circuit that corrects for wrap-around errors about the real axis, an integrate and dump filter for summing up all phase angles pertaining to a single symbol, and a four-phase decoder circuit to decode the signal into a pair of bits. An adjustment circuit minimizes phase error between a reference sequence of symbols and the decoded symbols by simultaneously adjusting the sample timing and carrier phase adjustments. The digital discriminator also can decode conventional analog FM radio broadcasts by deactivating the IDF, the adjustment circuit, and SPA circuit, and bypassing the four-phase decoder.
-
Citations
9 Claims
-
1. In a receiver of a cellular telephone for receiving phase angles encoded in a received signal, a digital discriminator, said discriminator comprising:
-
a) a heterodyne circuit for converting said received signal to an intermediate frequency (IF) signal; b) an analog to digital (A/D) converter circuit coupled to the heterodyne circuit for sampling said IF signal and for creating a digital output signal having a plurality of samples, each sample comprising a quadrature coefficient signal and an in-phase coefficient signal; c) a sorter circuit coupled to receive the digital signal from the A/D converter and provide a predetermined number of samples for decoding; d) means for producing an initial sample index; e) a sample and phase adjustment (SPA) circuit coupled to the sorter circuit for receiving the samples of the sorter circuit, coupled to the means for producing an initial sample index for receiving an initial sample timing index, for receiving a sample timing index, for selecting samples for decoding based upon the sample timing index, for receiving a carrier phase adjustment, and creating a set of output samples based upon the selected samples and carrier phase adjustment, each SPA output sample comprising a quadrature coefficient and an in-phase coefficient; f) a means for providing a set of relative phase angle samples from the set of output samples from the SPA circuit, the relative phase angle providing means coupled to the SPA circuit; g) a modulo-2π
correction circuit coupled to the relative phase angle providing means for receiving the relative phase angle samples, for correcting for phase angles which wrap-around the real axis and for creating a set of corrected relative phase angle samples;h) an integrate and dump filter (IDF) coupled to the modulo-2π
correction circuit for receiving the corrected relative phase angle samples and sum them over each symbol period, then creating an output signal from the sums, each sum representing a decoded phase angle for the current symbol;i) a four-phase decoder circuit coupled to the IDF circuit for receiving the decoded phase angle of the symbol and for decoding the angle into a pair of decoded bits; and j) an adjustment circuit coupled to receive the signal sent to the four-phase decoder circuit for calculating a decoding error between the decoded phase angle for each symbol in a preamble and a respective one of a predetermined set of phase angles stored by the adjustment circuit, and for adjusting the sample timing and carrier phase adjustment to minimize the decoding error. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method of decoding a received radio signal comprising the steps of:
-
a) receiving said signal; b) digitizing said received signal into samples each corresponding to an instant in time; c) performing a coarse synchronization between a selected set of samples and a predetermined preamble sequence to arrive at a coarse timing index and coarse phase angle; d) set a preamble error value to a substantially maximum positive value, an optimal timing index to the coarse timing index, and an optimal phase adjustment to zero; e) setting a carrier phase adjustment to a first value of a set of predetermined values; f) buffering a selected set of samples corresponding to time period straddling the coarse timing index; g) setting a sample timing index to a value being before the coarse timing index representing a first sample to be decoded; h) differentially decoding a predetermined number of samples to result in a decoded symbol, starting with a sample corresponding to the sample timing index and offset by the carrier phase adjustment; i) compare the decoded symbol to a corresponding symbol in the preamble sequence and accumulate an error; j) repeat steps "g"-"h" for the symbols corresponding to the predetermined preamble sequence; k) compare the accumulated error to the preamble error and if lower then; 1) set the optimal timing index to the sample timing index, 2) setting the optimal phase adjustment to the carrier phase adjustment, and 3) setting the preamble error to the accumulated error; l) incrementing the sample timing index and repeating steps "h"-"k" for a predetermined number of repetitions; m) incrementing the carrier phase adjustment and repeating steps "g"-"l" for a predetermined number of repetitions; and n) differentially decoding subsequent received signals using the optimal timing index and the optimal phase adjustment until another synchronization is required.
-
-
8. A digital discriminator of a cellular telephone comprising:
-
a) an analog to digital (A/D) converter circuit coupled to the heterodyne circuit for sampling said IF signal and for creating a digital output signal having a plurality of samples, each sample comprising a quadrature coefficient signal and an in-phase coefficient signal; b) a sorter circuit coupled to receive the digital signal from the A/D converter and provide a predetermined number of samples for decoding; c) means for producing an initial sample index; d) a sample and phase adjustment (SPA) circuit coupled to the sorter circuit for receiving the samples of the sorter circuit, coupled to the means for producing an initial sample index for receiving an initial sample timing index for receiving a sample timing index, for selecting samples for decoding based upon the sample timing index, for receiving a carrier phase adjustment, and creating a set of output samples based upon the selected samples and carrier phase adjustment, each SPA output sample comprising a quadrature coefficient and an in-phase coefficient;
e) a means for providing a set of relative phase angle samples from the set of output samples from the SPA circuit, the relative phase angle providing means coupled to the SPA circuit;f) a modulo-2π
correction circuit coupled to the relative phase angle providing means for receiving the relative phase angle samples, for correcting for phase angles which wrap-around the real axis and for creating a set of corrected relative phase angle samples;g) an integrate and dump filter (DF) coupled to the modulo-2π
correction circuit for receiving the corrected relative phase angle samples and sum them over each symbol period, then creating an an output signal from the sums, each sum representing a decoded phase angle for the current symbol;h) a four-phase decoder circuit coupled to the IDF circuit for receiving the decoded phase angle of the symbol and for decoding the angle into a pair of decoded bits; and i) an adjustment circuit coupled to the IDF circuit for calculating a decoding error between the decoded phase angle for each symbol in a preamble and a respective one of a predetermined set of phase angles stored by the adjustment circuit, and for adjusting the sample timing and carrier phase adjustment to minimize the decoding error. - View Dependent Claims (9)
-
Specification