Address setting and filtering system for terminal accommodating circuits in a packet switching system

• US 5,204,858 A
• Filed: 08/23/1990
• Issued: 04/20/1993
• Est. Priority Date: 08/23/1989
• Status: Expired due to Term

• Current Assignee: NEC Infrontia Corporation (NEC Corporation)
• Original Assignee: NEC Corporation
• Inventors: Kinashi, Haruhiko, Hisada, Isao, Takahashi, Kiyo
• Primary Examiner(s): Olms, Douglas W.
• Assistant Examiner(s): HSU, ALPUS
• Application Number:
  US07/571,371
• Time in Patent Office: 971 Days
• Field of Search: 370/54, 370/60, 370/60.1, 370/61, 370/67, 370/85.1, 370/94.1, 340/825.52
• US Class Current: 370/400
• CPC Class Codes: H04L 9/40 Network security protocols

Abstract

An address setting and filtering system for terminal accommodating circuits in packet switching systems for detecting and registering the address set by a terminal unit. The address system also prevents double registration of addresses. In one form of the invention, a source address detecting circuit detects and outputs an orginating source address from a source packet frame which is stored in a terminal address memory as a terminal source address. An address filter extracts a destination address from a packet frame received. If the destination address and the terminal address are the same, the received packet frame is transferred to the terminal unit.

Claims

1. An address setting and filtering system for terminal accommodating circuits in a packet switching system in which terminal addresses are set in said terminal accommodating circuits, each of said terminal accommodating circuits accommodating a terminal unit to which prescribed packet switching is performed, connecting the terminal unit to a high speed transmission bus and transferring packet frames,

wherein each of said terminal accommodating circuits comprises:

source address detecting means for detecting and outputting an originating source address from a source packet frame received from said terminal unit;

a terminal address memory for storing said source address from the output of the source address detecting means as a terminal source address; and

address filter means for extracting a destination address from a packet frame received from said high speed transmission bus and, if said destination address is found to be identical with the terminal address stored in said terminal address memory, transferring said packet frame to said terminal unit.

2. An address setting and filtering system for terminal accommodating circuits in a packet switching system, as claimed in claim 1, wherein each of said terminal accommodating circuits further comprises bypassing means for bypassing said address filter means and transferring all packet information received from said high speed transmission bus to said terminal unit, irrespective of the contents of said terminal address memory.

3. An address setting and filtering system for terminal accommodating circuits in a packet switching system, as claimed in claim 2, wherein each of said terminal accommodating circuits further comprises control means for cutting off said bypassing means and subjecting all received packet information again to address filtering by said address filter means whenever said source address detecting means detects said originating source address contained in said source packet frame and received from said terminal unit during the operation of said bypassing means.

4. An address setting and filtering system for terminal accommodating circuits in a packet switching system, as claimed in claim 1, further comprising a check signal bus for transmitting check signals;

a central control unit; and

a terminal address book connected to the central control unit, wherein;

the source address detecting means of said terminal accommodating circuit detects the source address from said source packet frame received from said terminal unit, causes it to be stored in said terminal source address memory and, at the same time, supplies a new terminal source address which is detected in an initialized state;

said terminal accommodating circuit is additionally equipped with;

a send checking section for confirming the completion of the sending of said packet frame from the terminal unit when a receive check signal has been received via said check signal bus within a prescribed period from the time said source packet frame is sent to said high speed transmission bus, and

a received check returning section for sending the receive check signal, indicating confirmation of packet frame reception, to the terminal accommodating circuit which sends said packet frame via said check signal bus when the destination address of the packet frame received from said high speed transmission bus and the terminal source address stored in the terminal address memory are found identical, except when a return stop instruction is being received;

said terminal address book stores a terminal source address outputted from said source address detecting means for each of the terminal accommodating circuits; and

said central control unit, upon receiving the terminal source address outputted from said source address detecting means, searches the terminal address book, and when the received terminal source address has been already stored in the terminal address book, the central control unit sends an instruction to stop returning the receive check signal and an initializing instruction to a terminal accommodating circuit corresponding to the terminal source address which had been already stored in the terminal address book.