×

TDM expansion bus

  • US 5,212,688 A
  • Filed: 07/18/1990
  • Issued: 05/18/1993
  • Est. Priority Date: 07/18/1990
  • Status: Expired due to Term
First Claim
Patent Images

1. Network module apparatus for receiving an input series time division multiplexed (TDM) digital signal and for transmitting information contained therein onto a bus and for receiving information from the bus and generating an output serial TDM signal, which apparatus comprises:

  • means, responsive to the input TDM signal, for generating a receive clock signal (CLKR) having a clock rate which is substantially equal to a data information clock rate of the input serial TDM signal and for driving the receive clock signal on a receive clock pathway on the bus;

    means, responsive to the input TDM signal, for generating a serial receive data signal (SERR) and for driving the receive data signal on a receive data pathway on the bus;

    means, responsive to the input TDM signal, for generating receive synchronization and framing signals (FSYNCR and MSYNCR) and for driving the receive synchronization and framing signals on receive synchronization and framing pathways on the bus; and

    means, responsive to;

    (a) a transmit clock signal (CLKT) applied thereto over a transmit clock pathway on the bus, (b) transmit synchronization and framing signals (FSYNCT and MSYNCT) applied thereto over transmit synchronization and framing pathways on the bus, and (c) a serial transmit data signal (SERT) applied thereto over a transmit data pathway on the bus, for generating the output TDM signal.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×