High speed bit serial systems

• US 5,216,671 A
• Filed: 12/13/1990
• Issued: 06/01/1993
• Est. Priority Date: 12/13/1990
• Status: Expired due to Term

• Current Assignee: RCA Thomson Licensing Corporation
• Original Assignee: RCA Licensing Corporation
• Inventors: Nutter, Robert F.
• Primary Examiner(s): Olms, Douglas W.
• Assistant Examiner(s): Jung, Min
• Application Number:
  US07/627,129
• Time in Patent Office: 901 Days
• Field of Search: 370/112, 370/97, 328/104, 328/105, 307/243, 307/244
• US Class Current: 370/536
• CPC Class Codes: H03M 9/00 Parallel/series conversion or vice versa digital stores in which the information is moved stepwise per se G11C19/00

Abstract

A limiting factor in the operating speed of a bit-serial integrated circuit is the stray capacitance associated with interconnections of functional elements on the integrated circuit, which stray capacitance tends to be significantly larger than capacitances at signal nodes internal to a functional element. To overcome the limitations imposed by the capacitance associated with the interconnections, bit-serial signals are coupled from one functional element to another by multiplexing circuitry which splits the bit-serial signal provided by a functional element into parallel bit-serial-signals of lesser bit-rate, and then recombines the parallel signals for application to another functional element.

Claims

1. An improved high speed bit-serial signal processing system including a plurality of interconnected bit-serial functional elements, exclusive of transmission media, for operation at a bit rate f tending to cause timing errors between said functional elements, the improvement comprising:

respective demultiplexing means, coupled to respective output connections of ones of said bit-serial functional elements, for parsing bit-serial signals of bit-rate f provided thereby, into N bit-serial signals each of bit-rate f/N, where N is an integer greater than one; and

respective multiplexing means, coupled without intervening processing circuitry to said respective demultiplexing means, for combining said N bit-serial signals of bit-rate f/N into single bit-serial signals of rate f and providing said single bit-serial signals to respective input connections of others of said bit-serial functional elements.

2. An integrated circuit comprising:

a source of a master clock signal;

a plurality of bit-serial digital signal processing elements, for processing bit-serial signals at a bit-rate f;

a clock signal generator, responsive to said master clock signal for generating clock signals of rate f and f/N, where N is an integer, greater than one;

a demultiplexer, coupled to an output connection of one of said bit-serial digital signal processing elements, and responsive to a bit-serial signal of bit-rate f provided thereby and to said clock signals of rate f and f/N, for parsing said bit-serial signal of bit-rate f into N parallel bit-serial signals of bit-rate f/N;

a multiplexor, coupled without intervening processing circuitry to output connections of said demultiplexer, for combining said N parallel bit-serial signals of bit-rate f/N into a single bit-serial signal of bit-rate f, and providing said single bit-serial signal of bit-rate f to an input connection of another of said bit-serial digital signal processing elements.

3. A bit-serial processing system comprising:

a source of a master clock signal;

a source of input signal;

a plurality of interconnected integrated circuits, each of which includes a plurality, including one, of bit-serial signal processing circuits and a clock signal generating circuit, said processing circuits being exclusive of transmission media, said clock signal generating circuit being responsive to said master clock signal for generating clock signals to operate said plurality of bit-serial signal processing circuits, said generated clock signals having frequencies greater than said master clock signal, and wherein ones of said bit-serial signal processing circuits within an integrated circuit are interconnected by means for splitting a bit-serial signal of bit-rate f provided by one of said bit-serial signal processing circuits into parallel bit-serial signals of lesser bit-rate, and means, coupled without intervening processing elements to said means for splitting, for recombining said parallel bit-serial signals into a single bit-serial signal; and

means for applying said input signal to one of said integrated circuits.

4. The bit-serial processing system set forth in claim 3 wherein said clock signal generating circuit provides a clock signal of frequency f and a clock signal of frequency f/N, where N is an integer greater than one and which corresponds to the number of said parallel bit-serial signals, and f is a frequency which is greater than the frequency of the master clock signal.

5. The bit-serial processing system set forth in claim 4 wherein said means for splitting a bit-serial signal of bit-rate f into parallel bit-serial signals comprises:

a demultiplexer, coupled to an output connection of one of said bit-serial signal processing circuits, and responsive to a bit-serial signal of bit-rate f provided thereby and to said clock signals of rate f and f/N, for parsing said bit-serial signal of bit-rate f into N parallel bit-serial signals of bit-rate f/N; and

wherein said means for recombining said parallel bit-serial comprises;

a multiplexor, having input connections coupled to said demultiplexer, for combining said N parallel bit-serial signals of bit-rate f/N into a single bit-serial signal of bit-rate f, and providing said single bit-serial signal of bit-rate f to an input connection of one of said bit-serial signal processing circuits.