Multiport game card with configurable address
First Claim
1. A multi-port game card for interfacing game input devices to a personal computer including a microprocessor having a data and control bus comprising:
- a printed circuit board for mounting electrical components and connectors thereupon having an area defined by the space within the computer which is capable of receiving a game card;
a bus connector for connecting the printed circuit board into a computer backplane adapter to provide electrical communication to the computer'"'"'s data and control bus;
a first game port mounted on the printed circuit board including;
a first game port connector for receiving a plurality of digital and analog signals from a first game input device, first interface circuitry including a first timer for converting the analog signals into a digital signal with a pulse width proportional to the analog voltage having a first timer write input signal, and a first bus driver having an enable input operatively coupled to transmit digital signals from the first game port connector and the first timer to the bus connector;
a second game port mounted on the printed circuit board including;
a second game port connector for receiving a plurality of digital and analog signals from the second game input device, second interface circuitry including a second timer for converting the analog signals into a digital signal with a pulse width proportional to the analog voltage having a second timer write input signal, and a second bus driver having an enable input operatively coupled to transmit digital signals from the second game port connector and the second timer to the bus connector;
an address decoder coupled to the bus connector to receive a polling signal including a multi-value digital address signal for decoding the address signal; and
means responsive to the address decoder for selectively enabling a selected one the first and the second game ports dependent on the decoded address signal to transmit the respective digital signals to the bus connector.
5 Assignments
0 Petitions
Accused Products
Abstract
The invention is a multi-port video game controller interface which provides supports for at least two multifunctional game controllers via a single microcomputer I/O bus connector. An address decoder selectively enables one of the game controllers, in order to access the control input received therefrom. A program operating in the personal computer polls separate addresses within the game controller address space to receive input information from the different controllers. Jumper blocks map each of the plurality of controllers to separate and distinct addresses, in order to avoid address conflicts and provide flexibility.
-
Citations
19 Claims
-
1. A multi-port game card for interfacing game input devices to a personal computer including a microprocessor having a data and control bus comprising:
-
a printed circuit board for mounting electrical components and connectors thereupon having an area defined by the space within the computer which is capable of receiving a game card; a bus connector for connecting the printed circuit board into a computer backplane adapter to provide electrical communication to the computer'"'"'s data and control bus; a first game port mounted on the printed circuit board including;
a first game port connector for receiving a plurality of digital and analog signals from a first game input device, first interface circuitry including a first timer for converting the analog signals into a digital signal with a pulse width proportional to the analog voltage having a first timer write input signal, and a first bus driver having an enable input operatively coupled to transmit digital signals from the first game port connector and the first timer to the bus connector;a second game port mounted on the printed circuit board including;
a second game port connector for receiving a plurality of digital and analog signals from the second game input device, second interface circuitry including a second timer for converting the analog signals into a digital signal with a pulse width proportional to the analog voltage having a second timer write input signal, and a second bus driver having an enable input operatively coupled to transmit digital signals from the second game port connector and the second timer to the bus connector;an address decoder coupled to the bus connector to receive a polling signal including a multi-value digital address signal for decoding the address signal; and means responsive to the address decoder for selectively enabling a selected one the first and the second game ports dependent on the decoded address signal to transmit the respective digital signals to the bus connector. - View Dependent Claims (2, 3, 4)
-
-
5. A video game/simulation system for stimulating operation of a complex system having a plurality of user-controlled functions, the system comprising:
-
a personal computer having a microprocessor operable under control of a video game/simulation program, a display for displaying images produced by the program, and an input/output bus for connecting peripheral input and output devices to the microprocessor by producing a peripheral address and exchanging data therefrom; a game board coupled to the input/output bus having a first input connector and first interface circuit for receiving and inputting a first finite number of inputs to the microprocessor and having a second input connector and second interface circuit for receiving and inputting a second finite number of inputs to the microprocessor; a first video game/simulator controller having a first plurality of signal lines not exceeding said first finite number, the first signal lines coupled to the first input connector and interface circuit; a second video game/simulator controller having a second plurality of signal lines not exceeding said second finite number, the second signal lines coupled to the second input connector and interface circuit; means in the personal computer for sequentially polling said first and second video game/simulator interface circuit to receive input signals from the respective controller signal lines coupled thereto; and means for inputting said input signals as control data to the video game/simulation program to effect a corresponding change in the displayed images produced by the program. - View Dependent Claims (6, 7, 8)
-
-
9. A method of interfacing two multifunctional game controllers simultaneously to a personal computer to simulate operation of a complex system having a plurality of user-controlled functions, the personal computer having a microprocessor operable under control of a video game/simulation program, a display for displaying images produced by the program, an input/output bus for connecting peripheral input and output devices to the microprocessor, a single game card adapter for coupling a game card and connected peripheral input device to the input/output bus, and means in the personal computer for interpreting each signal line received from said peripheral input device as a separate discrete command and inputting said command to the video game/simulation program to effect a corresponding change in the displayed images produced by the program, the method comprising:
-
coupling to the input/output bus a game board having a first input connector and interface circuit for receiving and inputting a first finite number of inputs to the microprocessor, and a second input connector and interface circuit for receiving and inputting a second finite number of inputs to the microprocessor; providing a first video game/simulator controller having a first plurality of signal lines not exceeding said first finite number, and coupling the first signal lines to the first input connector; providing a second video game/simulator controller having a second number of signals lines not exceeding said second finite number, and coupling the second signal lines to the second input connector; generating a read request from the microprocessor including one of a plurality of addresses and transmitting the read request to the game board via the I/O bus; decoding the address provided in said read request to select which of said input connector and interface circuits is being addressed; transmitting signals from the decoded game/simulator controller coupled to the selected input connector and interface circuit to the personal computer; interpreting said transmitted signals in the personal computer as a discrete command; and inputting said command to the video game/simulation program to effect a corresponding change in the displayed images produced by the program. - View Dependent Claims (10, 11)
-
-
12. A multifunctional split-throttle controller compatible with a standard game port having inputs consisting of a first finite number of discrete inputs and a second finite number of analog inputs, for inputting discrete and analog command signals into a personal computer (PC), the controller comprising:
-
a base for supporting two separately controllable throttle members; an electrical signal multiple conductor connector mounted on said base, said connector having a first finite number of discrete outputs and a second finite number of analog outputs; a first separately controllable throttle member hingedly mounted on said base and having means for outputting a first continuously variable analog output signal corresponding to the position of said first throttle member with respect to said base to provide a first throttle setting to the PC, said first continuously variable output coupled to a first one of said second finite number of analog outputs; a second separately controllable throttle member hingedly mounted on said base and having means for outputting a second continuously variable analog output signal corresponding to the position of said second throttle member with respect to said base to provide a second throttle setting to the PC, said second continuously variable analog output coupled to a second one of said second finite number of analog outputs; a plurality of discrete switches greater in number than said first number of finite discrete outputs all coupled to a common input voltage node; and circuit means coupling all of the plurality of switches to a third one of said second finite number of analog outputs through a different resistance so as to produce a different discrete level of signal on said third one of said second finite number of analog outputs uniquely corresponding to actuation of each of the switches. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19)
-
Specification