Method of layout processing including layout data verification
First Claim
Patent Images
1. A computer implemented method requiring reduced data storage capacity for processing layout data of an integrated circuit, the circuit including a plurality of circuit blocks and inter-block routing among said plurality of circuit blocks, comprising the steps of:
- using a computer to perform a design rule check for layout data for at least one but not all of said plurality of circuit blocks;
using a computer to replace the layout data for said at least one circuit block by replacement internal routing layout data for a peripheral neighborhood region of said at least one circuit block; and
using a computer to process said inter-block routing and said replacement internal routing layout data by performing said design rule check thereon,whereby a smaller amount of memory is required in the computer than required for performing the design rule check for layout data for all of said plurality of circuit blocks.
0 Assignments
0 Petitions
Accused Products
Abstract
A method of processing layout data of an integrated circuit including several circuit blocks and inter-block routing among the circuit blocks on data verification. The method includes the steps of processing layout data within at least one of the circuit blocks and replacing the layout data within that circuit block with layout data in a peripheral neighborhood region of that circuit block to process the replaced layout data.
20 Citations
15 Claims
-
1. A computer implemented method requiring reduced data storage capacity for processing layout data of an integrated circuit, the circuit including a plurality of circuit blocks and inter-block routing among said plurality of circuit blocks, comprising the steps of:
-
using a computer to perform a design rule check for layout data for at least one but not all of said plurality of circuit blocks; using a computer to replace the layout data for said at least one circuit block by replacement internal routing layout data for a peripheral neighborhood region of said at least one circuit block; and using a computer to process said inter-block routing and said replacement internal routing layout data by performing said design rule check thereon, whereby a smaller amount of memory is required in the computer than required for performing the design rule check for layout data for all of said plurality of circuit blocks. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A computer implemented method requiring reduced data storage capacity for processing layout data of an integrated circuit, the circuit including a plurality of circuit blocks and inter-block routing among said plurality of circuit blocks, comprising the steps of:
-
using a computer to perform a design rule check for layout data for said plurality of circuit blocks;
thenusing a computer to replace the layout data for at least one of said plurality of circuit blocks by replacement internal routing layout data for only a peripheral neighborhood region of said at least one circuit block; and using a computer to process said inter-block routing and said replacement internal routing layout data, whereby a smaller amount of memory is required in the computer than required for performing the design rule check for layout data for all of said plurality of circuit blocks and said inter-block routing. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A computer implemented method requiring reduced data storage capacity for layout design rule check of an integrated circuit, said circuit including a plurality of circuit blocks and inter-block routing among said plurality of circuit blocks, comprising the steps of:
-
using a computer to perform a layout design rule check for layout data for at least one but not all of said plurality of circuit blocks; using a computer to replace the layout data for said at least one circuit block by replacement internal routing layout data for a peripheral neighborhood region of said at least one circuit block within a minimum line width from said inter-block routing; and using a computer to perform the layout design rule check for said inter-block routing and said replacement internal routing layout data, thereby reducing an amount of memory required for performing the layout design rule check for all of said circuit blocks of the integrated circuit and the inter-block routing. - View Dependent Claims (14, 15)
-
Specification