×

Analog signal preprocessor

  • US 5,249,138 A
  • Filed: 01/07/1991
  • Issued: 09/28/1993
  • Est. Priority Date: 01/07/1991
  • Status: Expired due to Fees
First Claim
Patent Images

1. A system for processing and analyzing an input signal comprising:

  • an analog signal preprocessor for receiving and processing the input signal comprising;

    a) at least one processing stage for receiving the input signal and processing the input signal, said processing stage having at least first and second operating modes determinative of the manner in which the input signal is to be processed by said processing stage, said processing stage for producing a first preprocessed signal when operating in said first operating mode and for producing a second preprocessed signal when operating in said second operating mode, said first preprocessed signal being different from said second preprocessed signal; and

    b) preprocessor control means connected to said processing stage for monitoring and controlling said processing stage and selecting one of said operating modes of said processing stage to determine the manner in which the input signal is to be processed;

    a main instrument for receiving and analyzing an output of said analog signal preprocessor to determine at least one characteristic of said preprocessed signal and for controlling said analog signal preprocessor comprising;

    a) input means connected to said analog signal preprocessor for receiving at least one of said first and second preprocessed signals; and

    b) master control means for producing at least processing stage control signals;

    communication means for providing a communication link between said analog signal preprocessor and said main instrument and for transmitting at least said processing stage control signals from said master control means to said preprocessor control means; and

    said preprocessor control means being responsive to said processing stage control signals to select at least one of said first and second operating modes for said processing stage.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×