Nonvolatile semiconductor memory device
First Claim
1. A nonvolatile semiconductor memory device comprising:
- a memory cell array formed in a substrate and including a collection of blocks, each block containing a plurality of memory cells sharing a common terminal, the common terminal being one of a source and a drain;
a first region having a surface region, said plurality of memory cells being formed in said surface region; and
a control circuit that, in an erase mode, sets the common terminal of the plurality of memory cells in a block to be erased at a first potential and sets said first region at a second potential higher than a GND potential and lower than said first potential, and at the same time, sets the common terminal of the plurality of memory cells in a block not to be erased at a third potential equal to or higher than said second potential and lower than said first potential.
1 Assignment
0 Petitions
Accused Products
Abstract
A nonvolatile semiconductor memory device according to the present invention comprises a memory cell array composed of a collection of blocks, each block containing memory cells sharing the source or drain, a first region having the memory cell array formed in its surface region, and a control circuit that, in the erase mode, sets the source shared by a plurality of memory cells to be erased in one block at a first potential and the first region at a second potential higher than the GND potential and lower than the first potential, and at the same time, sets the source shared by a plurality of memory cells not to be erased in other blocks at a third potential equal to or higher than the second potential and lower than the first potential.
18 Citations
20 Claims
-
1. A nonvolatile semiconductor memory device comprising:
-
a memory cell array formed in a substrate and including a collection of blocks, each block containing a plurality of memory cells sharing a common terminal, the common terminal being one of a source and a drain; a first region having a surface region, said plurality of memory cells being formed in said surface region; and a control circuit that, in an erase mode, sets the common terminal of the plurality of memory cells in a block to be erased at a first potential and sets said first region at a second potential higher than a GND potential and lower than said first potential, and at the same time, sets the common terminal of the plurality of memory cells in a block not to be erased at a third potential equal to or higher than said second potential and lower than said first potential. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A nonvolatile semiconductor memory device comprising:
-
a memory cell array formed in a substrate and including a collection of blocks, each block containing a plurality of memory cells sharing a common terminal, the common terminal being one of a source and a drain; a first region having a surface region in which one or more blocks of said collection of blocks are formed; and a control circuit that, in an erase mode, sets the common terminal of the plurality of memory cells in a block to be erased at a first potential and sets said first region at a second potential higher than a GND potential and lower than said first potential, and at the same time, sets the common terminal of the plurality of memory cells in a block not to be erased at a third potential equal to or higher than said second potential and lower than said first potential. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification