×

Current-input type interface circuit of a mouse

  • US 5,276,359 A
  • Filed: 02/02/1993
  • Issued: 01/04/1994
  • Est. Priority Date: 02/02/1993
  • Status: Expired due to Fees
First Claim
Patent Images

1. A current input interface circuit (10) for a mouse, said mouse comprising two photo-coupling device, each including a light emitting element (51) and a light receiving means (52) to receive the light from said light emitting element (51), the input of said current input interface being connected to the output of said light receiving means (52), said current input interface circuit (10) comprising a first current mirror circuit (100) and a second current mirror circuit (200), both together constituting a current comparator, said first current mirror circuit (100) comprising a first resistor (11), a first transistor (12) , and a second transistor (13);

  • said second current mirror circuit (200) comprising a second resistor (21), a third transistor (22), and a fourth transistor (23), an input (1) of said interface circuit (10) being respectively connected to a first end of said resistor (11), the gate/base of said second transistor (13), the gate/base and a first non-gate/non-base electrode of said first transistor (12), an output (2) of said interface circuit (10) being respectively connected to a first non-gate/non-base electrode of said second transistor (13) and of said fourth transistor (23), a first end of said second resistor (21) being respectively connected to the gate/base of said fourth transistor (23), the gate/base and a first non-gate/non-base electrode of said third transistor (22), the gates/bases of said first and second transistors (12,

         13) , and the gate/bases of said third and fourth transistors (22,

         23) being respectively connected with each other, a second end of said first resistors (11), a second non-gate/non-base electrode of said third transistor (22) and a second non-gate/non-base electrode of said fourth transistor (23) being connected to a power supply (VDD), a second non-gate/non-base electrode of said first transistor (12) , a second non-gate/non-base electrode of said second transistor (13) and a second end of said second resistor (21) being grounded, said interface being such that a zero voltage at said input (1) causes a logical high voltage at said output (2), and when said light receiving means (52) is optically triggered, a logical low voltage is generated at said output (2).

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×