Vertical current flow field effect transistor with thick insulator over non-channel areas
First Claim
1. A transistor comprising:
- a P-type first semiconductor region;
an N-type second semiconductor region formed on said first semiconductor region;
a P-type third semiconductor region formed on said second semiconductor region;
a trench extending through said third and second semiconductor regions at least to said first semiconductor region;
an insulating layer formed on the walls of said trench, a portion of said insulating layer adjacent said first semiconductor region being thicker than a portion of said insulating layer adjacent said second semiconductor region; and
a gate formed in said trench, said gate being insulated from said first, second and third semiconductor regions by said insulating layer,wherein a portion of said insulating layer adjacent said third semiconductor region is thicker than said portion of said insulating layer adjacent said second semiconductor region.
5 Assignments
0 Petitions
Accused Products
Abstract
A transistor includes an N+ substrate, an N- region formed on the N+ substrate, a P- body region formed on the N- region, and an N+ source region formed on the P- body region. A vertical groove extends through the N+, P- and N- regions, and an insulating layer is formed on the groove walls. A polysilicon gate is formed inside the groove. Of importance, the portion of the insulating layer between the polysilicon and the N+ region and the insulating layer between the polysilicon and the N+ substrate is thicker than the portion of the insulating layer between the polysilicon gate and the P- body region. Because of the enhanced thickness of the portions of the insulating layer between the gate and N+ substrate, the transistor constructed in accordance with our invention is less susceptible to premature field induced breakdown.
-
Citations
9 Claims
-
1. A transistor comprising:
-
a P-type first semiconductor region; an N-type second semiconductor region formed on said first semiconductor region; a P-type third semiconductor region formed on said second semiconductor region; a trench extending through said third and second semiconductor regions at least to said first semiconductor region; an insulating layer formed on the walls of said trench, a portion of said insulating layer adjacent said first semiconductor region being thicker than a portion of said insulating layer adjacent said second semiconductor region; and a gate formed in said trench, said gate being insulated from said first, second and third semiconductor regions by said insulating layer, wherein a portion of said insulating layer adjacent said third semiconductor region is thicker than said portion of said insulating layer adjacent said second semiconductor region. - View Dependent Claims (2)
-
-
3. A transistor comprising:
-
a first semiconductor region of a first conductivity type; a second semiconductor region of a second conductivity type opposite said first conductivity type formed on said first semiconductor region; a third semiconductor region of said first conductivity type formed on said second semiconductor region; a trench extending through said third and second semiconductor regions at least to said first semiconductor region; an insulating layer formed on the walls of said trench, a portion of said insulating layer adjacent said first semiconductor region being at least five time thicker than a portion of said insulating layer adjacent said second semiconductor region; and a gate formed in said trench, said gate being insulated from said first, second and third semiconductor regions by said insulating layer, wherein a portion of said insulating layer adjacent said third semiconductor region is at least five times thicker than said portion of said insulating layer adjacent said second semiconductor region.
-
-
4. A transistor comprising:
-
a first semiconductor region of a first conductivity type;
p1 a second semiconductor region of a second conductivity type opposite said first conductivity type formed on said first semiconductor region;a third semiconductor region of said first conductivity type formed on said second semiconductor region; a trench extending through said third and second semiconductor regions at least to said first semiconductor region; an insulating layer formed on the walls of said trench, a portion of said insulating layer adjacent said third semiconductor region being at least five times thicker than a portion of said insulating layer adjacent said second semiconductor region; and a gate formed in said trench, said gate being insulated from said first, second and third semiconductor regions by said insulating layer.
-
-
5. A transistor comprising:
-
a first semiconductor region of a first conductivity type; a second semiconductor region of a second conductivity type opposite said first conductivity type formed on said first semiconductor region, said second semiconductor region comprising a first portion and a second portion; a third semiconductor region of said first conductivity type formed on said second semiconductor region; a trench extending through said semiconductor region and said first and second portions of said second semiconductor region at least to said first semiconductor region; an insulating layer formed on the walls of said trench, a portion of said insulating layer adjacent said third semiconductor region and said second portion of said second semiconductor region being thicker than a portion of said insulating layer adjacent said first portion of said second semiconductor region; and a gate formed in said trench, said gate being insulated from said first, second and third semiconductor regions by said insulating layer.
-
-
6. A transistor comprising:
-
a first semiconductor region of a first conductivity type; a second semiconductor region of said first conductivity type and of a dopant concentration less than a dopant concentration of said first semiconductor region, said second semiconductor region formed on said first semiconductor region, said second semiconductor region comprising a first portion and a second portion; a third semiconductor region of a second conductivity type opposite said first conductivity type formed on said second semiconductor region; a fourth semiconductor region of said first conductivity type formed on said third semiconductor region; a trench extending through said fourth and third semiconductor regions and said first and second portions of said second semiconductor region at least to said first semiconductor region; an insulating layer formed on the wall of said trench such that a first portion of said insulating layer which portion is adjacent said first semiconductor region and also adjacent said first portion of said second semiconductor region is thicker than a second portion of said insulating layer which portion is adjacent said second portion of said second semiconductor region and also adjacent said third semiconductor region; and a gate formed in said trench, said gate being insulated from said first, second, third and fourth semiconductor regions by said insulating layer. - View Dependent Claims (7, 8, 9)
-
Specification