Divider synchronization circuit for phase-locked loop frequency synthesizer
First Claim
1. A divider synchronization circuit for use with a phase-locked loop frequency synthesizer (10) comprising a programmable divider (16) and a phase detector (17), said divider synchronization circuit comprising:
- detection means (21, 22, 23, 24,
25) for receiving a reference frequency signal input, and a synchronizing signal that comprises a command signal that causes a frequency change to occur, for detecting a time at which the reference frequency signal makes a transition that is used as a phase reference against which the output of the programmable divider (16) is compared;
a first gate (28) having first and second inputs and an output, and having its first input coupled to a first output of the detection means (21, 22, 23, 24,
25) and its second input adapted to receive a latch enable signal, and having its output adapted to provide a latch enable signal for use by the programmable divider that is adapted to latch its programming inputs while the startup time of the divider (16) is adjusted so that its output is in phase with the reference frequency signal input to the phase detector (17); and
a second gate (29) having first and second inputs and an output, and having its first input coupled to a second output of the detection means (21, 22, 23, 24,
25) and its second input adapted to receive a divide enable signal, and having its output adapted to provide divide enable and phase detector blanking signals for use by the programmable divider (16) and phase detector (17), respectively, that is adapted to reset the divider (16) and blank the phase detector (17);
and whereby the divide enable signal is adapted to cause the interruption of the divider (16) while its program is being changed and then restart the divider (16), and wherein the outputs of the phase detector (17) are blanked using the phase detector (17) blanking signal during the time that the divider (16) is interrupted, and whereby the startup time of the divider (16) is adjusted so that the output of the divider (16) is substantially in phase with the reference frequency signal input to the phase detector (17).
7 Assignments
0 Petitions
Accused Products
Abstract
A divider synchronization circuit (11) that provides faster settling to a new frequency in a phase-locked loop frequency synthesizer (10) that uses a programmable divider (16) and a phase detector (17). The circuit (11) is adapted to stop the divider (16) while its program is being changed, and then restart the divider (16) on command. The startup time of the divider (16) is automatically adjusted such that the divider output is in phase with a reference input to a phase detector (17). The outputs of the phase detector (17) are also blanked during the time period that the divider (16) is stopped. The circuit (11) reduces the time required for the phase locked-loop frequency synthesizer (10) to settle to its new frequency and phase when the frequency is changed. The timing of the divider startup eliminates the large phase transient that may occur when the divider startup timing is random, thus shortening the time that must be allowed for the synthesizer output to settle to its final phase. This circuit (11) is of particular value in a fast settling synthesizer design in which a VCO is pretuned to a close approximation to the new output frequency and then the loop is closed to drive the frequency to its exact value. The circuit (11) is well adapted for use in spread spectrum and frequency-agile radar systems, or spread spectrum communications systems.
14 Citations
7 Claims
-
1. A divider synchronization circuit for use with a phase-locked loop frequency synthesizer (10) comprising a programmable divider (16) and a phase detector (17), said divider synchronization circuit comprising:
-
detection means (21, 22, 23, 24,
25) for receiving a reference frequency signal input, and a synchronizing signal that comprises a command signal that causes a frequency change to occur, for detecting a time at which the reference frequency signal makes a transition that is used as a phase reference against which the output of the programmable divider (16) is compared;a first gate (28) having first and second inputs and an output, and having its first input coupled to a first output of the detection means (21, 22, 23, 24,
25) and its second input adapted to receive a latch enable signal, and having its output adapted to provide a latch enable signal for use by the programmable divider that is adapted to latch its programming inputs while the startup time of the divider (16) is adjusted so that its output is in phase with the reference frequency signal input to the phase detector (17); anda second gate (29) having first and second inputs and an output, and having its first input coupled to a second output of the detection means (21, 22, 23, 24,
25) and its second input adapted to receive a divide enable signal, and having its output adapted to provide divide enable and phase detector blanking signals for use by the programmable divider (16) and phase detector (17), respectively, that is adapted to reset the divider (16) and blank the phase detector (17);and whereby the divide enable signal is adapted to cause the interruption of the divider (16) while its program is being changed and then restart the divider (16), and wherein the outputs of the phase detector (17) are blanked using the phase detector (17) blanking signal during the time that the divider (16) is interrupted, and whereby the startup time of the divider (16) is adjusted so that the output of the divider (16) is substantially in phase with the reference frequency signal input to the phase detector (17). - View Dependent Claims (2, 3, 4)
-
-
5. A divider synchronization circuit for use with a phase-locked loop frequency synthesizer (10) comprising a programmable divider (16) and a phase detector (17), said divider synchronization circuit comprising:
-
detection means (21, 22, 23, 24,
25) for receiving a reference frequency signal input, and a synchronizing signal that comprises a command signal that causes a frequency change to occur, for detecting a time at which the reference frequency signal makes a transition that is used as a phase reference against which the output of the programmable divider (16) is compared, and wherein the detection means (21, 22, 23, 24,
25) comprises;a first rising edge detector (21) having an input and an output, that is adapted to receive a reference frequency signal; a first latch (22) having a plurality of inputs and an output that comprises the second output of the detection means, and having a first input coupled to the output of the first rising edge detector (21) and having a second input coupled to receive the synchronizing signal that is adapted to cause a frequency change to occur; a second rising edge detector (24) having an input and an output, that is adapted to receive the synchronizing signal; and a one-shot circuit (31) coupled to the outputs of the first and second rising edge detectors (21,
22) for providing an enabling output signal from the first output of the detection means;a first gate (28) having first and second inputs and an output, and having its first input coupled to a first output of the detection means (21, 22, 23, 24,
25) and its second input adapted to receive a latch enable signal, and having its output adapted to provide a latch enable signal for use by the programmable divider that is adapted to latch its programming inputs while the startup time of the divider (16) is adjusted so that its output is in phase with the reference frequency signal input to the phase detector (17); anda second gate (29) having first and second inputs and an output, and having its first input coupled to a second output of the detection means (21, 22, 23, 24,
25) and its second input adapted to receive a divide enable signal, and having its output adapted to provide divide enable and phase detector blanking signals for use by the programmable divider (16) and phase detector (17), respectively, that is adapted to reset the divider (16) and blank the phase detector (17);and whereby the divide enable signal is adapted to cause the interruption of the divider (16) while its program is being changed and then restart the divider (16), and wherein the outputs of the phase detector (17) are blanked using the phase detector (17) blanking signal during the time that the divider (16) is interrupted, and whereby the startup time of the divider (16) is adjusted so that the output of the divider (16) is substantially in phase with the reference frequency signal input to the phase detector (17). - View Dependent Claims (6, 7)
-
Specification