Microcomputer having EEPROM provided with detector for detecting data write request issued before data write operation responsive to preceding data write request is completed
First Claim
1. A microcomputer comprising an electrically erasable and programmable nonvolatile memory unit and a central processing unit executing a program and issuing a data write request to said memory unit,said memory unit including:
- write control means responsive to said data write request issued by said central processing unit for performing a data write processing operation in which data in a predetermined address of said memory unit is erased and thereafter new data is written into said predetermined address of said memory unit; and
detection means for detecting issuance by aid central processing unit of another data write request to said memory unit while said write control means is performing said data write processing operation, and supplying said central processing unit with a detection signal representing that said central processing unit has issued said other data write request before said data writing processing operation is complete,said central processing unit being allowed to proceed to execute an instruction after issuing said data write request.
1 Assignment
0 Petitions
Accused Products
Abstract
A microcomputer includes a central processing unit (CPU) and an electrically erasable and programmable nonvolatile memory (EEPROM) fabricated on a single semiconductor chip. When CPU issues a data write request to EEPROM, a data write control circuit is initiated to perform a data write-processing in which data in an address of EEPROM selected by CPU is first erased and thereafter data from CPU is written into that selected address. There is further provided an over-written detection circuit for detecting that CPU issues another data write request to EEPROM while the data write control circuit is performing the data write-processing and for producing an over-write detection signal to CPU.
-
Citations
10 Claims
-
1. A microcomputer comprising an electrically erasable and programmable nonvolatile memory unit and a central processing unit executing a program and issuing a data write request to said memory unit,
said memory unit including: -
write control means responsive to said data write request issued by said central processing unit for performing a data write processing operation in which data in a predetermined address of said memory unit is erased and thereafter new data is written into said predetermined address of said memory unit; and detection means for detecting issuance by aid central processing unit of another data write request to said memory unit while said write control means is performing said data write processing operation, and supplying said central processing unit with a detection signal representing that said central processing unit has issued said other data write request before said data writing processing operation is complete, said central processing unit being allowed to proceed to execute an instruction after issuing said data write request. - View Dependent Claims (2, 3, 4)
-
-
5. A microcomputer comprising:
-
a nonvolatile memory which requires a data write processing operation in order to store data, said data write processing operation including a data erasing operation for erasing data in a predetermined address of said nonvolatile memory and a data writing operation for writing data in said predetermined address; a central processing unit executing a string of instructions for a program, said central processing unit issuing a data write request to said nonvolatile memory by executing one of said instructions and thereafter continuing to execute said string of instructions; a first control circuit performing said data write processing operation to store data into said nonvolatile memory in response to said data write request, said first control circuit further generating a first signal during said data write processing operation thereof, said first signal being supplied to said central processing unit to inform said central processing unit that said first control circuit is performing said data write processing operation; and a second control circuit producing a second signal when said central processing unit issues another data write request to said nonvolatile memory by executing another one of said instructions while said first signal is being generated, said second signal being supplied to said central processing unit to inform said central processing unit that said central processing unit has issued said other data write request while said first control circuit is performing said data write processing operation. - View Dependent Claims (6)
-
-
7. A microcomputer comprising:
-
an electrically erasable and programmable nonvolatile memory which requires data erasing and writing operations in order to store data; a central processing unit executing a string of instructions for a program, said central processing unit issuing a first data write request to said memory by executing a first one of the instructions and further issuing a second data write request to said memory by executing a second one of the instructions; a first control circuit performing said data erasing and writing operations to store data into said memory in response to said first data write request, said first control circuit further performing said data erasing and writing operations to store data into said memory in response to said second data write request when said second data write request is issued after said data erasing and writing operations responsive to said first data write request are completed; and a second control circuit producing a control signal taking a first logic level when said second data write request is issued after said data erasing and writing operations responsive to said first data write request are completed and a second logic level when said second data write request is issued before said data erasing and writing operations responsive to said first data write request are completed. - View Dependent Claims (8, 9, 10)
-
Specification