Seu-immune latch for gate array, standard cell, and other asic applications

• US 5,311,070 A
• Filed: 06/26/1992
• Issued: 05/10/1994
• Est. Priority Date: 06/26/1992
• Status: Expired due to Term

• Current Assignee: Intersil Corporation (Renesas Electronics Corporation)
• Original Assignee: Harris Corporation (L3Harris Technologies, Inc.)
• Inventors: Dooley, Jerry G.
• Primary Examiner(s): Sikes, William L.
• Assistant Examiner(s): PHAN, TRONG Q
• Application Number:
  US07/905,015
• Time in Patent Office: 683 Days
• Field of Search: 307/279, 307/290, 307/291, 307/292, 307/272.1, 307/272.2, 307/571, 307/573, 307/576, 307/579, 307/585, 307/451, 365/3, 365/190
• US Class Current: 327/208
• CPC Class Codes: G11C 11/4125 Cells incorporating circuit means for protecting against loss of information
• CPC Class Codes: H03K 3/0375 provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails digital storage cells each combining volatile and non-volatile storage properties G11C14/00
• CPC Class Codes: H03K 3/356104 using complementary field-effect transistors H03K3/35625 takes precedence

Abstract

A single event upset immune latch circuit comprises a first latch having first and second complementary channel inverters respective input nodes and output nodes of which are cross-coupled to one another. First second pairs of (complementary channel) decoupling transistors respectively couple the output nodes of said first and second complementary channel inverters in circuit with first and second voltage supply terminals. (Cross-)coupled with the first latch is a second latch having third and fourth complementary channel inverters, respective input nodes and output nodes of which are cross-coupled to one another. Third and fourth pairs of (complementary channel) decoupling transistors respectively couple the third and fourth complementary channel inverters in circuit with the first and second voltage supply terminals. Respective input nodes of the first and second latches are mutually (cross-)coupled with the gates of the pairs of complementary channel transistors of the first and second latches, so as to bias the gates of the first and second pairs of complementary channel transistors at voltage levels complementary to the voltage levels stored by the inverters to which they are coupled.

Claims

1. A latch circuit comprising:

first and second complementary channel transistor inverters having respective input and output thereof cross-coupled to one another; and

first and second pairs of decoupling transistors respectively coupled in circuit paths containing the output nodes of said first and second complementary channel transistor inverters and first and second voltage supply terminals; and

wherein decoupling transistors of said first pair of decoupling transistors have control electrodes thereof, connected to a first common control node, and decoupling transistors of said second pair of decoupling transistors have control electrodes thereof connected to a second common control node.

2. A latch circuit according to claim 1, wherein said first and second pairs of decoupling transistors respectively comprise first and second pairs of complementary channel decoupling transistors, and wherein complementary channel decoupling transistors of said first pair of complementary channel decoupling transistors have their gates connected to said first common control node biased at a first voltage level, and complementary decoupling transistors of said second pair of complementary channel decoupling transistors have their gates connected to said second common control node biased at a second voltage level which is complementary to said first voltage level.

3. A latch circuit according to claim 2, wherein the gates of said first and second pairs of complementary channel decoupling transistors are biased at voltage levels complementary to the voltage levels stored by the complementary channel transistor inverters to which they are coupled.

4. A latch circuit comprising:

first and second complementary channel transistor inverters having respective input and output nodes thereof cross-coupled to one another;

first and second pairs of decoupling transistors respectively coupled in circuit paths containing the output nodes of said first and second complementary channel transistor inverters and first and second voltage supply terminals; and

third and fourth complementary channel transistor inverters having respective input and output nodes thereof cross-coupled to one another and to the gates of respective ones of said first and second pairs of complementary channel decoupling transistors and third and fourth pairs of complementary channel decoupling transistors respectively coupled in circuit with output nodes of said third and fourth complementary channel transistor inverters and said first and second voltage supply terminals, and wherein the cross-coupled input and output nodes of said first and second complementary channel transistor inverters are coupled to the gates of selected ones of said third and fourth pairs of complementary channel decoupling transistors.

5. A latch circuit comprising:

a first latch comprising first and second complementary channel transistor inverters having respective input and output nodes thereof cross-coupled to one another, and first and second pairs of decoupling transistors respectively coupled in circuit paths containing the output nodes of said first and second complementary channel transistor inverters and first and second voltage supply terminals; and

a second latch comprising third and fourth complementary channel transistor inverters having respective input and output nodes thereof cross-coupled to one another, and third and fourth pairs of decoupling transistors respectively coupled in circuit paths containing said third and fourth complementary channel transistor inverters and said first and second voltage supply terminals; and

wherein respective input nodes of said first and second latches are selectively coupled with gates of the pairs of decoupling transistors of said second and first latches.

6. A single event upset immune latch circuit comprising:

a first inverter formed of a first complementary channel transistor pair having a first input node coupled to commonly connected gates thereof and a first output node coupled to commonly connected drains thereof, a second inverter formed of a second complementary channel transistor pair having a second input node coupled to commonly connected gates thereof and a second output node coupled to commonly connected drains thereof, and wherein said first input node is coupled to said second output node and said second input node is coupled to said first output node, a first pair of decoupling transistors respectively connected in circuit with source-drain paths of said first complementary channel transistor pair and first and second voltage supply terminals, and a second pair of decoupling transistors respectively connected in circuit with source-drain paths of said second complementary channel transistor pair and said first and second voltage supply terminals, and wherein first and second complementary channel transistor inverters have respective input and output nodes thereof cross-coupled to one another; and

first and second pairs of decoupling transistors respectively coupled in circuit paths containing the output nodes of said first and second complementary channel transistor inverters and first and second voltage supply terminals; and

wherein decoupling transistors of said first pair of decoupling transistors have control electrodes thereof connected to a first common control node, and decoupling transistors of said second pair of decoupling transistors have control electrodes thereof connected to a second common control node.

7. A single event upset immune latch circuit comprising:

a first inverter formed of a first complementary channel transistor pair having a first input node coupled to commonly connected gates thereof and a first output node coupled to commonly connected drains thereof, a second inverter formed of a second complementary channel transistor pair having a second input node coupled to commonly connected gates thereof and a second output node coupled to commonly connected drains thereof, and wherein said first input node is coupled to said second output node and said second input node is coupled to said first output node, a first pair of decoupling transistors respectively connected in circuit with source-drain paths of said first complementary channel transistor pair and first and second voltage supply terminals, and a second pair of decoupling transistors respectively connected in circuit with source-drain paths of said second complementary channel transistor pair and said first and second voltage supply terminals, and wherein first and second complementary channel transistor inverters have respective input and output nodes thereof cross-coupled to one another; and

first and second pairs of decoupling transistors respectively coupled in circuit paths containing the output nodes of said first and second complementary channel transistor inverters and first and second voltage supply terminals; and

wherein decoupling transistors of said first pair of decoupling transistors have control electrodes thereof coupled together, and decoupling transistors of said second pair of decoupling transistors have control electrodes thereof coupled together,

further including a third inverter formed of a third complementary channel transistor pair having a third input node coupled to commonly connected gates thereof and a third output node coupled to commonly connected drains thereof, a fourth inverter formed of a second complementary channel transistor pair having a fourth input node coupled to commonly connected gates thereof and a fourth output node coupled to commonly connected drains thereof, and wherein said third input node is coupled to said fourth output node and said fourth input node is coupled to said third output node, a third pair of decoupling transistors respectively connected in circuit with source-drain paths of said third complementary channel transistor pair and said first and second voltage supply terminals, and a fourth pair of decoupling transistors respectively connected in circuit with source-drain paths of said fourth complementary channel transistor pair and said first and second voltage supply terminals, and wherein decoupling transistors of said third pair of decoupling transistors have control electrodes thereof coupled together and decoupling transistors of said fourth pair of decoupling transistors have control electrodes thereof coupled together.

8. A single event upset immune latch circuit according to claim 7, wherein the first input node of said first inverter is coupled with commonly connected control electrodes of said fourth pair of decoupling transistors, the second input node of said second inverter is coupled with commonly connected control electrodes of said third pair of decoupling transistors, the third input node of said third inverter is coupled with commonly connected control electrodes of said second pair of decoupling transistors, and the fourth input node of said fourth inverter is coupled with commonly connected control electrodes of said first pair of decoupling transistors.

9. A single event upset immune latch circuit according to claim 8, wherein said first pair of decoupling transistors comprises a first pair of complementary channel decoupling transistors having a p-channel transistor coupled to a p-channel transistor of said first inverter and an n-channel transistor coupled to an n-channel transistor of said first inverter, and wherein said second pair of decoupling transistors comprises a second pair of complementary channel decoupling transistors having a p-channel transistor coupled to a p-channel transistor of said second inverter and an n-channel transistor coupled to an n-channel transistor of said second inverter.

10. A single event upset immune latch circuit according to claim 9, wherein said third pair of decoupling transistors comprises a third pair of complementary channel decoupling transistors having a p-channel transistor coupled to a p-channel transistor of said third inverter and an n-channel transistor coupled to an n-channel transistor of said third inverter, and wherein said fourth pair of decoupling transistors comprises a fourth pair of complementary channel decoupling transistors having a p-channel transistor coupled to a p-channel transistor an n-channel transistor of said fourth inverter.

11. A method of imparting single event upset immunity to a latch circuit that is configured of first and second CMOS inverters having respective input nodes and output nodes thereof cross-coupled to one another, said method comprising the steps of:

(a) providing first and second pairs of decoupling transistors; and

(b) respectively coupling said first and second pairs of decoupling transistors in circuit with output nodes of said first and second CMOS inverters and first and second voltage supply terminals, such that decoupling transistors of said first pair of decoupling transistors have control electrodes thereof connected to a first common control node and decoupling transistors of said second pair of decoupling transistors have control electrodes thereof connected to a second common control node.

12. A method according to claim 11, wherein said first and second pairs of decoupling transistors comprise first and second pairs of complementary channel decoupling transistors, and further comprising the step of (c) biasing commonly connected gates of said first and second pairs of complementary channel decoupling transistors at complementary voltage levels.

13. A method according to claim 11, wherein said first and second pairs of decoupling transistors comprise first and second pairs of complementary channel decoupling transistors, and further comprising the step of (c) biasing commonly connected gates of said first and second pairs of complementary channel decoupling transistors at voltage levels complementary to the voltage levels stored by the CMOS inverters to which they are coupled.

14. A method according to claim 13, wherein step (c) comprises providing third and fourth CMOS inverters having respective input nodes and output nodes thereof cross-coupled to one another, and third and fourth pairs of decoupling transistors respectively provided in circuit with the output nodes of said third and fourth CMOS inverters and first and second voltage supply terminals, and coupling selected input nodes of said third and fourth CMOS inverters to gates of said second and first pairs of decoupling transistors.

15. A method of imparting single event upset immunity to a latch circuit that comprises a first inverter formed of a first complementary channel transistor pair having a first input node coupled to commonly connected gates thereof and a first output node coupled to commonly connected drains thereof, a second inverter formed of a second complementary channel transistor pair having a second input node coupled to commonly connected gates thereof and a second output node coupled to commonly connected drains thereof, and wherein said first input node is coupled to said second output node and said second input node is coupled to said first output node, said method comprising the steps of:

(a) connecting a first pair of decoupling transistors respectively in circuit between source-drain paths of said first complementary channel transistor pair and first and second voltage supply terminals, such that decoupling transistors of said first pair of decoupling transistors have control electrodes thereof connected to a first common control node; and

(b) connecting a second pair of decoupling transistors respectively in circuit between source-drain paths of said second complementary channel transistor pair and said first and second voltage supply terminals, such that decoupling transistors of said second pair of decoupling transistors have control electrodes thereof connected to a second common control node.

16. A method according to claim 15, further including the steps of:

(c) providing a third inverter formed of a third complementary channel transistor pair having a third input node coupled to commonly connected gates thereof and a third output node coupled to commonly connected drains thereof, a fourth inverter formed of a fourth complementary channel transistor pair having a fourth input node coupled to commonly connected gates thereof and a fourth output node coupled to commonly connected drains thereof;

(d) connecting a third pair of decoupling transistors respectively in circuit with source-drain paths of said third complementary channel transistor pair and said first and second voltage supply terminals, and a fourth pair of decoupling transistors respectively in circuit with source-drain paths of said fourth complementary channel transistor pair and said first and second voltage supply terminals; and

(e) selectively coupling said third output node to commonly connected gates of said first pair of decoupling transistors and said fourth output node to commonly connected gates of said second pair of decoupling transistors.

17. A method according to claim 16, further including the step of coupling said first output node to commonly connected gates of said third pair of decoupling transistors and said second output node to commonly connected gates of said fourth pair of decoupling transistors.

18. A method according to claim 17, wherein said first pair of decoupling transistors comprises a first pair of complementary channel decoupling transistors having a p-channel transistor coupled to a p-channel transistor of said first inverter and an n-channel transistor coupled to an n-channel transistor of said first inverter, and wherein said second pair of decoupling transistors comprises a second pair of complementary channel decoupling transistors having a p-channel transistor complementary channel decoupling transistor coupled to a p-channel transistor of said second inverter and an n-channel transistor coupled to an n-channel transistor of said second inverter.

19. A method according to claim 18, wherein said third pair of decoupling transistors comprises a third pair of complementary channel decoupling transistors having a p-channel transistor coupled to a p-channel transistor of said third inverter and an n-channel transistor coupled to an n-channel transistor of said third inverter, and wherein said fourth pair of decoupling transistors comprises a fourth pair of complementary channel decoupling transistors having a p-channel transistor coupled to a p-channel transistor of said fourth inverter and an n-channel transistor coupled to an n-channel transistor of said fourth inverter.