IC chip package having chip attached to and wire bonded within an overlying substrate
First Claim
1. A chip package comprising the combination of:
- a chip having a plurality of terminals on an active surface thereof;
a lower substrate layer having opposite upper and lower surfaces and at least one aperture extending between the upper and lower surfaces and a plurality of bonding pads on the upper surface, the lower surface of the lower substrate being coupled to the active surface of the chip;
a plurality of bonding wires, each extending through the at least one aperture in the lower substrate layer and coupling one of the plurality of terminals on the active surface of the chip to one of the plurality of bonding pads on the upper surface of the lower substrate layer; and
an upper substrate layer disposed on the upper surface of the lower substrate layer, the upper substrate layer having at least one aperture therein communicating with the at least one aperture in the lower substrate layer.
2 Assignments
0 Petitions
Accused Products
Abstract
An IC chip package includes a chip having an upper active surface thereof bonded to the lower surface of a substrate. A plurality of terminals on the active surface are wire bonded within the outer periphery of the chip by bonding wires extending through a plurality of apertures in a lower layer of the substrate to bonding pads on an upper surface of the lower substrate layer. Metallized strips couple the bonding pads to conductive pads at the outer edges of the lower substrate layer. The substrate includes an upper layer having apertures therein. After wire bonding, the apertures in the upper and lower substrate layers are filled with epoxy which is cured and then ground flush with the upper surface of the upper substrate layer. The chip is then lapped to a desired thickness, following which the chip package is electrically tested at various temperatures. The chip package is programmed by wire bonding a chip enable trace to one of a plurality of optional bonding pads of a bonding option array on the lower substrate layer, following which an aperture within the upper substrate layer which provides access to the bonding option array is filled with epoxy which is then cured and ground flat at the upper surface of the substrate. The chip package may then be assembled together with other chip packages into a stack, with the conductive pads of the substrates being joined by strip soldering to form vertical conductive columns.
218 Citations
19 Claims
-
1. A chip package comprising the combination of:
-
a chip having a plurality of terminals on an active surface thereof; a lower substrate layer having opposite upper and lower surfaces and at least one aperture extending between the upper and lower surfaces and a plurality of bonding pads on the upper surface, the lower surface of the lower substrate being coupled to the active surface of the chip; a plurality of bonding wires, each extending through the at least one aperture in the lower substrate layer and coupling one of the plurality of terminals on the active surface of the chip to one of the plurality of bonding pads on the upper surface of the lower substrate layer; and an upper substrate layer disposed on the upper surface of the lower substrate layer, the upper substrate layer having at least one aperture therein communicating with the at least one aperture in the lower substrate layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A stack of chip packages comprising the combination of:
-
a base; a stack of chip packages mounted on the base and each of the chip packages having a plurality of conductors at an outer periphery thereof coupled to a plurality of conductors on the other chip packages by a plurality of vertical conductors; and each of the chip packages comprising a chip of relatively thin, generally planar configuration bonded to an underside of a substrate of generally planar configuration and having a plurality of electrical terminals wire bonded within the chip package to a plurality of electrical terminals within the substrate, the chip of at least some of the chip packages having a surface coupled to a surface of the substrate of an adjacent chip package. - View Dependent Claims (12)
-
-
13. A chip package comprising the combination of:
-
a chip having a plurality of terminals on a surface thereof; a substrate having opposite first and second surfaces, an aperture therein extending between the first and second surfaces, and a plurality of terminals disposed within the aperture, the second surface of the substrate being coupled to the surface of the chip so that the plurality of terminals on the surface of the chip are disposed within the aperture in the substrate; a plurality of bonding wires disposed within the aperture in the substrate and coupling the plurality of terminals disposed within the aperture to the plurality of terminals on the surface of the chip; and filling material disposed within and filling the aperture in the substrate. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
Specification