Serial video processor
First Claim
1. A serial video processor system for real-time processing of raster-scanned video, comprising:
- an input for receiving digitized, multi-bit video data;
a plurality of serial video processors, each video processor having;
an input register connected to receive said multi-bit video data from said input;
an output register connected to transfer multi-bit processed data from the video processor;
first and second random-access memories each having data inputs and outputs connected to said input and output registers and each having an address input;
a serial ALU having a plurality of one-bit registers and multiplexer means to connect inputs and outputs of each said registers to data inputs and outputs of said first and second random-access memories, the multiplexer means also connecting inputs and outputs of some of the registers to the serial ALU of adjacent video processors;
control inputs in common with all of said video processors receiving control and address sets of bits to select operation of the multiplexer means and addressing of said first and second random-access memories to thereby perform one-bit serial arithmetic/logic operations in each of the video processors for each set of control and address bits;
address means addressing the input registers of said plurality of serial video processors in a repeating sequence correlated with a raster scan to load said multi-bit video data from said input into said input registers;
said address means also addressing the output registers of said plurality of serial video processors in a repeating sequence correlated with a raster scan to transfer processed multi-bit video data to an output;
control means having a multi-bit parallel output connected in common to said control inputs of all of said serial video processors to apply sequences of sets of control and address bits to said control inputs to result in real-time processing of said multi-bit video data.
0 Assignments
0 Petitions
Accused Products
Abstract
A system for real-time digital processing of a video signal using a large number of one-bit serial processor elements each of which operates on one pixel of a horizontal scan. The video signal is converted to digital by an A-to-D converter, and stored in a set of input registers, one register for each processor element. All of these input registers are loaded during a horizontal scan, as the input registers are addressed in sequence by a commutator. Each processor element includes a one-bit binary adder, a set of one-bit registers, and two one-bit wide data memories of a size to store data from several scans. The processor elements are all controlled in common by a sequencer, a state machine or a processor. The processed video data is transferred to an output register for each processor element, from which it is converted to a video signal by a D-to-A converter. A frame memory may be used to save a processed frame for use in convolving the next frame; the input of the frame memory is taken at the output registers, and the frame memory output is applied to the input registers.
73 Citations
42 Claims
-
1. A serial video processor system for real-time processing of raster-scanned video, comprising:
-
an input for receiving digitized, multi-bit video data; a plurality of serial video processors, each video processor having;
an input register connected to receive said multi-bit video data from said input;
an output register connected to transfer multi-bit processed data from the video processor;
first and second random-access memories each having data inputs and outputs connected to said input and output registers and each having an address input;
a serial ALU having a plurality of one-bit registers and multiplexer means to connect inputs and outputs of each said registers to data inputs and outputs of said first and second random-access memories, the multiplexer means also connecting inputs and outputs of some of the registers to the serial ALU of adjacent video processors;
control inputs in common with all of said video processors receiving control and address sets of bits to select operation of the multiplexer means and addressing of said first and second random-access memories to thereby perform one-bit serial arithmetic/logic operations in each of the video processors for each set of control and address bits;address means addressing the input registers of said plurality of serial video processors in a repeating sequence correlated with a raster scan to load said multi-bit video data from said input into said input registers;
said address means also addressing the output registers of said plurality of serial video processors in a repeating sequence correlated with a raster scan to transfer processed multi-bit video data to an output;control means having a multi-bit parallel output connected in common to said control inputs of all of said serial video processors to apply sequences of sets of control and address bits to said control inputs to result in real-time processing of said multi-bit video data. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A serial processor system for high-speed processing comprising:
-
an input for receiving digitized, multi-bit signal data; a plurality of serial processors in a linear array, each serial processor having;
an input register connected to receive said multi-bit signal data from said input;
an output register connected to transfer multi-bit processed data from the serial processor;
random-access memory means having data inputs and outputs connected to said input and output registers and having at least one address input;
a serial ALU element having a plurality of one-bit registers and multiplexer means to connect inputs and outputs of each said registers to data inputs and outputs of said random-access memory means, the multiplexer means also capable of connecting inputs and outputs of some of the one-bit registers to the serial ALU element of adjacent serial processors;
control inputs in common with all of said serial processors receiving sets of control and address bits to select operation of the multiplexer means and addressing of said random-access memory means to thereby perform one-bit serial arithmetic/logic operations in each of the serial processors for each set of control and address bits;first address means addressing the input registers of said plurality of serial processors in a repeating sequence correlated with said signal data to load said multi-bit signal data from said input into said input registers; and
second address means addressing the output registers of said plurality of serial processors in a repeating sequence to transfer processed multi-bit data to an output;control means having a multi-bit parallel output connected in common to said control inputs and address inputs for all of said serial processors to apply sequences of sets of control and address bits to said control inputs to result in high-speed processing of said multi-bit signal data. - View Dependent Claims (12, 13, 14)
-
-
15. A method of real-time processing of a raster-scanned video signal, comprising the steps of:
-
converting the video signal to multi-bit digital data at a sampling rate, and storing said digital data in a set of input registers, there being a number of said input registers corresponding to the number of pixels in a horizontal scan of the raster scan, transferring the digital data in said registers to memory cells of a set of data memories, performing a plurality of serial arithmetic/logic operations on said digital data in said set of data memories and returning processed data to said data memories in a set of one-bit serial processor elements, there being a corresponding one processor element for each of said input registers, transferring the processed digital data from said set of data memories to a set of output registers, there being a number of said output registers corresponding to said number of input registers, and converting digital data in said output registers to an output video signal. - View Dependent Claims (16, 17, 18, 19)
-
-
20. A method of high-speed signal processing, comprising the steps of:
-
converting an input signal to multi-bit digital data at a sampling rate, and loading in parallel said digital data in a set of input registers, transferring the digital data from said register to memory cells of a set of one-bit wide data memories, the data memories having a number of bits greatly exceeding the number of bits in one of said input registers, performing a plurality of serial arithmetic/logic operations on said digital data in said set of data memories and returning processed data to said data memories in a set of one-bit serial processor elements, there being a corresponding one processor element for each of said input registers, transferring one bit at a time the processed digital data from said set of data memories to a set of output registers, there being a number of said output registers corresponding to said number of input registers. - View Dependent Claims (21, 22, 23)
-
-
24. A video system comprising:
-
a video display; a video signal receiver for receiving signal data; a controller operative to supply control signals; and a plurality of processors coupled such that said data is sequentially received and stored in a linear array across said plurality of processors, each processor having; a first register operative to receive a part of said signal data from said video signal receiver in parallel; a second register coupled to said video display; a memory circuit having portions respectively connected to said first and said second registers for transferring data to and from the first and second registers serially; and an arithmetic logic unit, connected to said memory circuit and said controller, responsive to the control signals from said controller for performing an arithmetic operation of the data received from said memory circuit. - View Dependent Claims (25, 26, 27, 28)
-
-
29. An image processing system comprising:
-
an image input receiver for receiving serial image data; an analog-to-digital (A/D) converter connected to said image input receiver; a controlling circuit; a plurality of processors coupled such that said data is received sequentially and stored in a linear array across said plurality of processors and connected to said controlling circuit each said processor having; an input register operative to receive digital image data in parallel; a storage circuit including first and second portions, and first portion connected to said input register so as to receive data serially; an output register connected to said second portion so as to receive data serially and operative to hold output data; and a computing circuit connected to said storage circuit operative to perform an arithmetic operation on data received from said storage circuit; a digital-to-analog (D/A) converter connected to said output register; and an image output device connected to said D/A converter operative to receive signals from said D/A converter. - View Dependent Claims (30, 31, 32, 33, 34, 35)
-
-
36. An image data processing device comprising:
-
a plurality of computing circuits coupled such that said data is sequentially receive and stored in a linear array across said plurality of computing circuits, each computing circuit having; an input register connected to receive signal in parallel data; an output register; a memory circuit including portions connected to said input and said output register for transferring data to and from the input and output registers serially; an arithmetic circuit connected to said memory circuit operative to perform an arithmetic operation on data received; and a controller circuit connected to said computing circuits for controlling the operation of said computing circuits. - View Dependent Claims (37, 38, 39, 40, 41, 42)
-
Specification