×

Detection circuit with dummy integrator to compensate for switch charge insection and amplifier offset voltage

  • US 5,325,065 A
  • Filed: 05/18/1992
  • Issued: 06/28/1994
  • Est. Priority Date: 05/18/1992
  • Status: Expired due to Term
First Claim
Patent Images

1. A detection circuit for sensing small capacitive changes occurring in a capacitive sensor, the capacitive sensor including first, second and third plates, the detection circuit comprising:

  • a first integrator circuit having an input and an output, said input of said first integrator circuit being coupled to the second plate of the capacitive sensor, said first integrator circuit further including a first switch for enabling said first integrator circuit when said first switch is opened;

    a second integrator circuit matched to said first integrator circuit and having an output, said output of said second integrator circuit providing a signal for simulating charge injection effects of said first switch of said first integrator circuit, said second integrator circuit including a second switch which is operated in conjunction with said first switch;

    a comparator circuit having first and second inputs and an output, said first input of said comparator circuit being coupled to said output of said first integrator circuit, said second input of said comparator circuit being coupled to said output of said second integrator circuit;

    a flip flop circuit having a clock and data input and an output, said data input of said flip flop being coupled to said output of said comparator circuit; and

    a logic circuit having an input, a clock input and a plurality of outputs, said input of said logic circuit being coupled to said output of said flip flop circuit, said clock input of said logic circuit being coupled to receive a clock signal, said plurality of outputs of said logic circuit being coupled to provide a plurality of output logic signals, said first and second switches being responsive to a first one of said plurality of output signals, said clock input of said flip flop circuit being responsive to a second one of said plurality of outputs, and the first and third plates of the capacitive sensor being respectively responsive to third and fourth ones of said plurality of outputs.

View all claims
  • 7 Assignments
Timeline View
Assignment View
    ×
    ×