Method for fabrication of close-tolerance lines and sharp emission tips on a semiconductor wafer
First Claim
Patent Images
1. A method for fabricating close-tolerance submicron lines on a semiconductor wafer having a gate oxide layer over a substrate and a gate polysilicon layer over the gate oxide, comprising the steps of:
- a. depositing a first layer on top of the gate polysilicon layer;
b. forming a loose-tolerance trench in the first layer having a width of less than 1 micrometer (μ
m);
c. depositing a non-conformal material to a predetermined thickness of between 0.3 and 0.45 μ
m over the first layer thereby forming a teardrop-shaped void in the trench, said teardrop-shaped void having a narrow, close-tolerance uniform width dimension;
d. chemically, mechanically polishing (CMP) the non-conformal material down to a top surface of the first layer, thereby exposing the void;
e. depositing a conformal mask material over the first layer and void;
f. CMP polishing and removing the conformal mask material down to the first layer, thereby leaving only the narrow void filled with conformal mask material;
g. anisotropically etching by a photolithography process, the first layer and non-conformal material thereby forming the submicron line below the conformal mask material.
1 Assignment
0 Petitions
Accused Products
Abstract
A method for fabricating submicron lines over a semiconductor material by creating a narrow hard mask over the material using a narrow void-producing process. The narrow void is thus used as a mask to form lines that are narrower than those that can be produced by current lithography techniques. The method can also be used to create sharp emission tips for field effect display devices.
-
Citations
23 Claims
-
1. A method for fabricating close-tolerance submicron lines on a semiconductor wafer having a gate oxide layer over a substrate and a gate polysilicon layer over the gate oxide, comprising the steps of:
-
a. depositing a first layer on top of the gate polysilicon layer; b. forming a loose-tolerance trench in the first layer having a width of less than 1 micrometer (μ
m);c. depositing a non-conformal material to a predetermined thickness of between 0.3 and 0.45 μ
m over the first layer thereby forming a teardrop-shaped void in the trench, said teardrop-shaped void having a narrow, close-tolerance uniform width dimension;d. chemically, mechanically polishing (CMP) the non-conformal material down to a top surface of the first layer, thereby exposing the void; e. depositing a conformal mask material over the first layer and void; f. CMP polishing and removing the conformal mask material down to the first layer, thereby leaving only the narrow void filled with conformal mask material; g. anisotropically etching by a photolithography process, the first layer and non-conformal material thereby forming the submicron line below the conformal mask material. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method for fabricating close-tolerance, sharp emission tip on a semiconductor wafer having a gate oxide layer over a substrate and a gate polysilicon layer over the gate oxide, comprising the steps of:
-
a. depositing a first layer on top of the gate polysilicon layer; b. forming a loose-tolerance trench in the first layer having a diameter of less than 1 micrometer (μ
m);c. depositing a non-conformal material to a predetermined thickness of between 0.3 and 0.45 μ
m over the first layer thereby forming a teardrop-shaped void in the trench, said teardrop-shaped void having a narrow, close-tolerance, uniform diameter;d. chemically, mechanically polishing (CMP) the non-conformal material down to a top surface of the first layer, thereby exposing the void; e. depositing a conformal mask material over the first layer and void; f. CMP polishing and removing the conformal mask material down to the first layer, thereby leaving only the void filled with conformal mask material; g. isotropically etching by a photolithography process the first layer and non-conformal material thereby forming the sharp emission tip below the conformal mask material having a lesser diameter than the loose-tolerance well. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A method for fabricating close-tolerance mask on a semiconductor wafer having a gate oxide layer over a substrate and a gate polysilicon layer over the gate oxide, comprising the steps of:
-
a. depositing a first layer on top of the gate polysilicon layer; b. forming a loose-tolerance trench in the first layer having a width of less than 1 micrometer (μ
m);c. depositing a non-conformal material to a predetermined thickness of between 0.3 and 0.45 μ
m over the first layer thereby forming a teardrop-shaped void in the trench, said teardrop-shaped void having a narrow, close-tolerance uniform width dimension;d. chemically, mechanically polishing (CMP) the non-conformal material down to a top surface of the first layer, thereby exposing the void; e. depositing a conformal mask material over the first layer and void; and
thenf. CMP polishing and removing the conformal mask material down to the first layer, thereby leaving only the narrow void filled with conformal mask material. - View Dependent Claims (14, 15, 16, 17, 18)
-
-
19. A method for fabricating close-tolerance, circular mask on a semiconductor wafer having a gate oxide layer over a substrate and a gate polysilicon layer over the gate oxide, comprising the steps of:
-
a. depositing a first layer on top of the gate polysilicon layer; b. forming a loose-tolerance well in the first layer having a width of less than 1 micrometer (μ
m);c. depositing a non-conformal material to a predetermined thickness of between 0.3 and 0.45 μ
m over the first layer thereby forming a teardrop-shaped void in the well, said teardrop-shaped void having a narrow, close-tolerance, uniform diameter;d. chemically, mechanically polishing (CMP) the non-conformal material down to a top surface of the first layer, thereby exposing the void; e. depositing a conformal mask material over the first layer and void; and
thenf. CMP polishing and removing the conformal mask material down to the first layer, thereby leaving only the void filled with conformal mask material. - View Dependent Claims (20, 21, 22, 23)
-
Specification