×

Electronic module including a programmable memory

  • US 5,331,591 A
  • Filed: 02/01/1993
  • Issued: 07/19/1994
  • Est. Priority Date: 02/01/1993
  • Status: Expired due to Term
First Claim
Patent Images

1. An electronic module comprising:

  • a first device carrier having a plurality of first metallized areas arrayed on a first surface and a plurality of first conductive members depending from a second, opposed surface, each first conductive member electrically connected to a separate first metallized area;

    a processor carried on the first surface of the first device carrier and having a plurality of electrical contacts, each electrically coupled to a separate first metallized area;

    a second device carrier in spaced registration above the first device carrier, the second device carrier having a plurality of second metallized areas arrayed on a first surface and a plurality of second conductive members extending below a second, opposed surface and arrayed differently than the first metallized areas, each second conductive member electrically connected to a separate second metallized area;

    a programmable memory device carried on the first surface of the second device carrier and the device having a plurality of electrical contacts each coupled to a separate second metallized area;

    an intermediate layer overlying the first surface of the first device carrier and having an opening sized to receive the processor, the intermediate layer having a plurality of third metallized areas on a first surface arrayed the same as the second conductive members, and a plurality of third conductive members depending from a second, opposed major surface, each aligned for electrical contact with, and attachment to, a separate one of the first metallized areas, each third conductive member electrically connected to a corresponding third metallized area;

    a conduction layer interposed between the intermediate layer and the second device carrier for providing a conductive path between each third metallized area and each second conductive member; and

    means for releasably securing the second device carrier and the conduction layer to the intermediate layer so that the first and second device carriers are stacked one above the other.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×