High-speed packet switching apparatus and method
First Claim
1. Digital packet switching apparatus for selectively switching digital signal packets between a set of nodes, said digital signal packets being configured in accordance with a selected protocol, the apparatus comprisingA. plural processing cells, each being associated with at least one of said nodes, and each includinga processing unit coupled to an associated memory element for storing information-representative signals, including digital signal packets, or portions thereof,packet processing means, coupled to at least one of the nodes associated with that processing cell and to at least the memory element of that processing cell, for at least one of(i) receiving a digital signal packet from that node and transmitting at least a portion of that digital signal packet for storage in that memory element, or(ii) receiving at least a portion of a digital signal packet from that memory element and transmitting a digital signal packet, including at least that portion, to that node,B. memory management means coupled to the memory elements of said plural processing cells for accessing one or more of said information-representative signals stored therein,C. at least a requesting one of said processing units including access request means for generating an access-request signal representative of a request for access to an information-representative signal stored in any of said memory elements, said access request means including means for selectively generating said access-request signal to include an ownership-request signal representative of a request for priority access to the requested information-representative signal, wherein said requested information-representative signal can comprise a digital signal packet, or portion thereof, at least the memory element associated with the requesting processing unit including control means for selectively transmitting said access-request signal to said memory management means,D. said memory management means including memory coherence means responsive to selected ones of said ownership-request signals forallocating, only within the memory element associated with the requesting processing unit, physical storage space for the requested information-representative signal, wherein that space is the exclusive storage space for the requested information-representative signal with respect to all of said memory elements, and for storing that requested information-representative signal in that exclusive physical storage space.
2 Assignments
0 Petitions
Accused Products
Abstract
An improved digital packet switching apparatus enabling enhanced packet transmission and high bandwidth packet transfer. The digital packet switching methods and apparatus permit selectively switching digital signal packet between a set of nodes. The invention includes multiple processing cells, each having a processor coupled to an associated content-addressable memory element. Packet processors, electrically coupled to the memory elements, selectively receive packets from the nodes and transmit the packets into at least one of the plural memory elements; or receive packets from the memory elements and transmit the packets to at least one of the nodes.
123 Citations
19 Claims
-
1. Digital packet switching apparatus for selectively switching digital signal packets between a set of nodes, said digital signal packets being configured in accordance with a selected protocol, the apparatus comprising
A. plural processing cells, each being associated with at least one of said nodes, and each including a processing unit coupled to an associated memory element for storing information-representative signals, including digital signal packets, or portions thereof, packet processing means, coupled to at least one of the nodes associated with that processing cell and to at least the memory element of that processing cell, for at least one of (i) receiving a digital signal packet from that node and transmitting at least a portion of that digital signal packet for storage in that memory element, or (ii) receiving at least a portion of a digital signal packet from that memory element and transmitting a digital signal packet, including at least that portion, to that node, B. memory management means coupled to the memory elements of said plural processing cells for accessing one or more of said information-representative signals stored therein, C. at least a requesting one of said processing units including access request means for generating an access-request signal representative of a request for access to an information-representative signal stored in any of said memory elements, said access request means including means for selectively generating said access-request signal to include an ownership-request signal representative of a request for priority access to the requested information-representative signal, wherein said requested information-representative signal can comprise a digital signal packet, or portion thereof, at least the memory element associated with the requesting processing unit including control means for selectively transmitting said access-request signal to said memory management means, D. said memory management means including memory coherence means responsive to selected ones of said ownership-request signals for allocating, only within the memory element associated with the requesting processing unit, physical storage space for the requested information-representative signal, wherein that space is the exclusive storage space for the requested information-representative signal with respect to all of said memory elements, and for storing that requested information-representative signal in that exclusive physical storage space.
-
4. Digital packet switching apparatus for selectively switching digital signal packets between a set of nodes, said digital signal packets being configured in accordance with a selected protocol, the apparatus comprising
A. a plurality of information transfer domains each including one or more segments, said plurality of information transfer domains including a first information transfer domain having a plurality of domain(0) segments, each including an associated bus element and a first plurality of processing cells connected to said bus element for transferring information-representative signals therebetween, B. each of said processing cells being associated with at least one of said nodes, and including a processing unit and an associated memory element for storing information-representative signals, said information-representative signals, including digital signal packets, or portions thereof, means for identifying each said information-representative signal stored in the associated memory with a corresponding SVA identifier, packet processing means, coupled to at least one of the nodes associated with that processing cell and to at least the memory element of that processing cell, for at least one of (i) receiving a digital signal packet from that node and transmitting at least a portion of that digital signal packet for storage in that memory element, or (ii) receiving at least a portion of a digital signal packet from that memory element and transmitting a digital signal packet, including at least that portion, to that node, C. at least a requesting one of said processing units including means for generating an access-request signal representative of a request for access to an information-representative signal stored in a memory element of any other of said processing cells, wherein said requested information-representative signal can comprise a digital signal packet, or portion thereof, and said access-request signal including an identifier component representative of the SVA identifier of the requested information-representative signal, said requesting processing cell including means for transmitting that access-request signal on the associated domain(0) bus element, D. said plurality of information transfer domains further including a second information transfer domain having a domain(1) segment comprising an associated bus element and a plurality of routing elements, each said routing element being connected to the bus element associated with the domain(1) segment and to the bus element associated with one of said domain(0) segments for transferring signals therebetween, and E. each said routing element including directory means for storing SVA identifier signals of information-representative signals stored in memory elements of the processing cells of the associated domain(0) segment, and further including means for receiving an access-request signal transferred along any one of the bus element of the domain(1) segment and the bus element of the associated domain(0) segment for selectively transmitting that access-request signal along the bus element associated with the other of those bus elements based on a comparison of the identifier component of that access-request signal with said SVA identifier signals in said directory element.
-
5. Digital packet switching apparatus for selectively switching digital signal packets between a set of nodes, said digital signal packets being configured in accordance with a selected protocol, the apparatus comprising
A. a plurality of interconnected processing cells, each associated with at least one of said nodes, and each including storage means for storing instructions and data, said storage means including a first instruction source for storing instructions and for generating an instruction stream including a plurality of said instructions, a memory element for storing information-representative signals, including digital signal packets or portions thereof, a processing unit, coupled to at least said first instruction source for normally processing the instruction stream generated thereby, B. at least one of said processing units including packet processing means, coupled to at least one of the nodes associated with that processing cell and to at least the memory element of that processing cell, for at least one of (i) receiving a digital signal packet from that node and transmitting at least a portion of that digital signal packet for storage in that memory element, or (ii) receiving at least a portion of a digital signal packet from that memory element and transmitting a digital signal packet, including at least that portion, to that node, C. said packet processing means including insert means for generating control instructions and for applying those control instructions to said processing unit to be processed thereby to at least one of (i) initiate the transfer of at least portions of digital signal packets from that packet processing means to the memory element of the associated processing cell, (ii) initiate the transfer of at least portions of digital signal packets from the memory element of the associated processing cell to that packet processing means, (iii) transfer at least portions of digital signal packets between the memory element of the associated processing cell and the memory element of another processing cell, D. said control instructions being processed by said processing unit in the same manner as, and without affecting processing sequence of, the instructions from the first instruction source.
-
6. Digital packet switching apparatus for selectively switching digital signal packets between a set of nodes, said digital signal packets being configured in accordance with a selected protocol, the apparatus comprising
A. plural processing cells, each being associated with at least one of said nodes, and including a processing unit coupled to an associated memory element for storing information-representative signals, including digital signal packets, or portions thereof, said information-representative signals being arranged in data subpages, plural ones of which data subpages comprise a data page packet processing means, coupled to at least one of the nodes associated with that processing cell and to at least the memory element of that processing cell, for at least one of (i) receiving a digital signal packet from that node and transmitting at least a portion of that digital signal packet for storage in that memory element, or (ii) receiving at least a portion of a digital signal packet from that memory element and transmitting a digital signal packet, including at least that portion, to that node, B. at least one of said processing units including access request means for generating an access-request signal representative of a request for access to a data subpage stored in one or more of said memory elements, wherein said requested data subpage can comprise a digital signal packet, or portion thereof, at least the memory element of the requesting processing unit including control means for selectively transmitting said access-request signal to a memory management means, C. said memory management means, being coupled to said processing cells, for accessing information-representative signals stored in said memory elements there of, said memory management means including means responsive to at least selected ones of said access-request signals for allocating, only within the memory element associated with the requesting processing unit, physical storage space for the data page associated with the requested data subpage, wherein that space is the exclusive physical storage space for that data page with respect to all of said memory elements, and for storing the requested data subpage in that allocated physical storage space.
-
7. Digital packet switching apparatus for selectively switching digital signal packets between a set of nodes, said digital signal packets being configured in accordance with a selected protocol, the apparatus comprising
A. a plurality of information transfer domains each including one or more segments, said plurality of information transfer domains including a first information transfer domain having a plurality of domain(0) segments, each including an associated bus element and a first plurality of processing cells connected to said bus element for transferring information-representative signals therebetween, B. each of said processing cells being associated with at least one of said nodes, and each including storage means for storing instructions and data, said storage means including a first instruction source for storing instructions and for generating an instruction stream including a plurality of said instructions, a memory element for storing information-representative signals, including digital signal packets or portions thereof, a processing unit, coupled to at least said first instruction source, for normally processing the instruction stream generated thereby, packet processing means, coupled to at least one of the nodes associated with that processing cell and to at least the memory element of that processing cell, for at least one of (i) receiving a digital signal packet from that node and transmitting at least a portion of that digital signal packet for storage in that memory element, or (ii) receiving at least a portion of a digital signal packet from that memory element and transmitting a digital signal packet, including at least that portion, to that node, C. said packet processing means including insert means for generating control instructions and for applying those control instructions to said processing unit to be processed thereby to at least one of (i) initiate the transfer of at least portions of digital signal packets from the packet processing means to the memory element of the associated processing cell, (ii) initiate the transfer of at least portions of digital signal packets from the memory element of the associated processing cell to that packet processing means, (iii) generating an access-request signal representative of a request for transfer of an information-representative signal stored in the memory element of the associated processing cell with the memory element of another said processing cells, wherein the information-representative signal requested for transfer can comprise a digital signal packet, or portion thereof, D. said control instructions being processed by said processing unit in the same manner as, and without affecting processing sequence of, the instructions from the first instruction source, and E. said requesting processing cell including means for transmitting that access-request signal on the associated domain(0) bus element, said plurality of information transfer domains further including a second information transfer domain having a domain(1) segment comprising an associated bus element and a plurality of routing elements, each said routing element being connected to the bus element associated with the domain(1) segment and to the bus element associated with one of said domain(0) segments for transferring signals therebetween.
-
19. A method of operating a digital packet switching apparatus for selectively switching digital signal packets between a set of nodes, said digital signal packets being configured in accordance with a selected protocol, said method including the steps of
A. providing plural processing cells, each being associated with at least one of said nodes and each including a processing unit coupled to an associated memory element for storing information-representative signals, including digital signal packets, or portions thereof, B. selectively executing, within at least one of said processing cells, any of (i) receiving a digital signal packet from a node associated with that processing cell and transmitting at least a portion of that digital signal packet for storage in the memory element of that processing cell, or (ii) receiving at least a portion of a digital signal packet from the memory element of that processing cell and transmitting a digital signal packet, including at least that portion, to at least one of said nodes associated with that cell, C. generating within a requesting one of said processing units an ownership-request signal representative of a request for priority access to an information-representative signal stored in the memory element of any of said processing cells, wherein said requested information-representative signal can comprise a digital signal packet, or portion thereof, D. determining whether the requested information-representative signal is stored within a memory element other than one associated with the requesting processing unit, and responding to a determination that the requested information-representative signal is stored in a memory element other than the one associated with the requesting processing unit for allocating, only within the memory element associated with the requesting processing unit, physical storage space for the requested information-representative signal, wherein that space is the exclusive physical storage space for the requested information-representative signal with respect to all of said memory elements, and storing the requested information-representative signal in that exclusive physical storage space.
Specification