Symmetric transposed FIR digital filter
First Claim
1. A symmetric transposed finite impulse response digital filter, comprising:
- a data input circuit receiving plural input signal components and prearranging them in accordance with a predetermined symmetric format; and
plural sequentially-arranged filter cells in data communication with the data input circuit, each filter cell except a first and last filter cell being connectable between a pair of adjacent filter cells, and each filter cell having processing elements for processing selected symmetric input signal components in accordance with corresponding filter coefficients to form a sum of products thereof, and having a product terminal connected to at least one adjacent filter cell to transfer to the adjacent filter cell a sum of products.
1 Assignment
0 Petitions
Accused Products
Abstract
A finite impulse response (FIR) digital filter (100, 170, 175, 180) incorporates both symmetric and transposed structures in a configuration that suites ASIC implementation. The filter coefficients can be arranged in ascending order to implement coefficient block floating point, or in descending order. To further facilitate coefficient block floating point, filter coefficients are chosen so that each cell has an exponent value equal to or greater than that of a preceding cell. A right shift is provided between adjacent cells to equate the exponent value of a sum output of a preceding cell with that of the succeeding cell. Variable decimation is provided by downloading appropriate filter coefficient and adjusting a decimation forward clock. Multiple channels can also be accommodated.
66 Citations
16 Claims
-
1. A symmetric transposed finite impulse response digital filter, comprising:
-
a data input circuit receiving plural input signal components and prearranging them in accordance with a predetermined symmetric format; and plural sequentially-arranged filter cells in data communication with the data input circuit, each filter cell except a first and last filter cell being connectable between a pair of adjacent filter cells, and each filter cell having processing elements for processing selected symmetric input signal components in accordance with corresponding filter coefficients to form a sum of products thereof, and having a product terminal connected to at least one adjacent filter cell to transfer to the adjacent filter cell a sum of products. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A symmetric transposed finite impulse response decimator, comprising:
-
a data input circuit receiving plural input signal components and prearranging them in a symmetric format according to a selected decimation factor; and plural sequentially-arranged filter cells in data communication with the data input circuit, each filter cell except a first and last filter cell being connectable between a pair of adjacent filter cells and including an adder in data communication with the data input circuit for adding the symmetric input signal components and delivering a sum to a multiplier in communication with a decimation register that stores plural filter coefficients corresponding to the selected decimation factor, the multiplier delivering a product of each sum and corresponding filter coefficient to a coefficient block floating point accumulator subcircuit that adds the products generated by the multiplier and includes a product terminal connected to at least one adjacent filter cell to transfer to the adjacent filter cell a sum of products. - View Dependent Claims (9, 10, 11, 12)
-
-
13. A symmetric transposed finite impulse response decimator, comprising:
-
data input delay circuitry receiving plural input signal components and delaying selected ones thereof to arrange the input signal components to a selected symmetric format; and plural sequentially-arranged filter cells in data communication with the data input delay circuitry, each filter cell having processing elements for processing selected symmetric input signal components in accordance with corresponding filter coefficients to form a sum of products thereof, and each filter cell except a last one having a product terminal connected to at least one adjacent filter cell to transfer to the adjacent filter cell a sum of products, and each filter cell further having a product input terminal for receiving a received sum of products from an adjacent filter cell, and further including a binary shifter component connected to the product terminal for selectively right-shifting the sum of products to be compatibly summed with the products formed by the adjacent filter cell. - View Dependent Claims (14, 15, 16)
-
Specification