Memory card with programmable interleaving
First Claim
1. Data storage apparatus for use with a host data processing system, said data storage apparatus comprising:
- memory means, divided into a plurality of memory devices, for storing data in addressable data locations;
memory interleave means, responsive to a control factor input from the host system, for specifying the order by which data locations are addressed among successive memory devices; and
circuit means responsive to said memory interleave means and to an address input from the host system for accessing data locations among the memory devices according to the order specified by said memory designation means.
2 Assignments
0 Petitions
Accused Products
Abstract
A memory card that is detachably connectable to a host data processing system includes a plurality of flash EPROM memory devices for storing data input from the host system in addressable data locations in the memory devices. The card also includes a control circuit having further memory for storing an interleave factor input from the host system for specifying the order in which data is consecutively distributed among the memory devices. By selectively steering certain low order address bits to a chip select decoder, data is serially distributed into identical address locations in each memory device. By having the interleave factor variable, data may be distributed among a selected set of memory devices, thereby allowing the host system to relate the data transfer rate to the particular application.
129 Citations
21 Claims
-
1. Data storage apparatus for use with a host data processing system, said data storage apparatus comprising:
-
memory means, divided into a plurality of memory devices, for storing data in addressable data locations; memory interleave means, responsive to a control factor input from the host system, for specifying the order by which data locations are addressed among successive memory devices; and circuit means responsive to said memory interleave means and to an address input from the host system for accessing data locations among the memory devices according to the order specified by said memory designation means. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A memory card detachably connectable to a host system, said memory card comprising:
-
first memory means, divided into a plurality of memory devices, for storing data input from the host system in addressable data locations in the memory devices; second memory means, responsive to input from the host system, for storing an interleave factor specifying the order in which data is consecutively distributed among the memory devices; and interleave control means, coupled to said second memory means, for distributing data input from the host system among the memory devices in accordance with the stored interleave factor. - View Dependent Claims (11, 12, 13, 14)
-
-
15. A memory card detachably connectable to a host data processing system, said memory card comprising:
-
first memory means for storing data input from the host system, said first memory means divided into a plurality of programmable memory devices each having a latching cycle during which data is presented to the memory device from the host system and a programming cycle during which the latched data is stored in addressable locations in the device; second memory means responsive to further input from the host system for storing an interleave factor designating a selected set of memory devices in which the data is serially distributed across the set of memory devices for each consecutive addressable location; and means responsive to the interleave factor for serially latching data into identically addressable locations in each memory device in the selected set and enabling the programming cycle for each device in the selected set, whereby programming proceeds in tandem for each device. - View Dependent Claims (16, 17, 18, 19, 20, 21)
-
Specification