Clock generation
First Claim
1. An integrated circuit comprising:
- a terminal connected to receive a first clock signal at a first rate, said first clock signal comprising a plurality of clock edges;
a multiplexor connected to receive a plurality of incoming data streams in parallel at said first rate under the control of said first clock signal, the multiplexor being controllable by a high rate clock signal to output that data serially at a second, higher rate;
a processing device coupled to receive data output from the multiplexor at the higher rate and controllable by said high rate clock signal to process that data; and
clock generation circuitry connected to receive said first clock signal at said first rate and operable to produce therefrom said high rate clock signal to be supplied to the processing device and to the multiplexor, wherein said clock generation circuitry is operable to produce, on receipt of each clock edge of the first clock signal, a predetermined number of clock edges to constitute said high rate clock signal whereby said high rate clock signal is synchronized with said first clock signal, said predetermined number being controllable to control a multiplication factor by which the high rate clock signal exceeds the first clock signal.
1 Assignment
0 Petitions
Accused Products
Abstract
In an integrated circuit, a multiplexor receives incoming data at a first rate and is controllable by a high rate clock signal to output that data serially at a second, higher rate. A processing device receives the data from the multiplexor at the higher rate and is controllable by a high rate clock signal to process that data. Clock generation circuitry receives a first clock signal at the first rate and produces the high rate signal for the processing device and the multiplexor. Clock generation circuitry includes sequentially connected delay devices, one connected to receive the first clock signal. Each delay device produces a trigger signal and an output signal a predetermined time after receiving the trigger signal from the previous delay device. A control circuit is common to the delay devices for controlling the predetermined time interval. An output circuit receives the output signals of the delay devices and produces the high rate clock signal.
64 Citations
15 Claims
-
1. An integrated circuit comprising:
-
a terminal connected to receive a first clock signal at a first rate, said first clock signal comprising a plurality of clock edges; a multiplexor connected to receive a plurality of incoming data streams in parallel at said first rate under the control of said first clock signal, the multiplexor being controllable by a high rate clock signal to output that data serially at a second, higher rate; a processing device coupled to receive data output from the multiplexor at the higher rate and controllable by said high rate clock signal to process that data; and clock generation circuitry connected to receive said first clock signal at said first rate and operable to produce therefrom said high rate clock signal to be supplied to the processing device and to the multiplexor, wherein said clock generation circuitry is operable to produce, on receipt of each clock edge of the first clock signal, a predetermined number of clock edges to constitute said high rate clock signal whereby said high rate clock signal is synchronized with said first clock signal, said predetermined number being controllable to control a multiplication factor by which the high rate clock signal exceeds the first clock signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A method of synchronizing a multiplexor and a processing device on an integrated circuit, the method comprising the steps of:
-
controlling a stream of data supplied to the multiplexor with a first clock signal at a first rate; supplying the first clock signal to clock generation circuitry on the integrated circuit, said clock generation circuitry being operable to produce from said first clock signal a high rate clock signal which is an integral multiple of said first rate and synchronized thereto; and controlling the multiplexor using the high rate clock signal. - View Dependent Claims (14)
-
-
15. An integrated circuit comprising:
-
a terminal connected to receive a first clock signal at a first rate; clock generation circuitry connected to receive said first clock signal at said first rate and operable to produce therefrom a high rate clock signal which is an integral multiple of said first rate and synchronized with said first rate; a multiplexor having a plurality of inputs connected to receive respective incoming data streams in parallel under the control of said first clock signal at said first rate, the multiplexor being connected to receive said high rate clock signal and to output said data serially at the rate of said high rate clock signal; and a processing device coupled to receive said data output from the multiplexor at the rate of said high rate clock signal and having a terminal for receiving said high rate clock signal to control processing of that data.
-
Specification