Driving device and display system

• US 5,353,041 A
• Filed: 11/04/1991
• Issued: 10/04/1994
• Est. Priority Date: 08/31/1989
• Status: Expired due to Fees

• Current Assignee: Canon Kabushiki Kaisha (Canon Inc.)
• Original Assignee: Canon Kabushiki Kaisha (Canon Inc.)
• Inventors: Inoue, Hiroshi, Miyamoto, Katsuhiro
• Primary Examiner(s): Hjerpe, Richard
• Assistant Examiner(s): Saras, Steven J.
• Application Number:
  US07/787,739
• Time in Patent Office: 1,065 Days
• Field of Search: 340/784, 340/805, 340/719, 345/94, 345/97, 345/98, 345/99, 345/100, 359/56
• US Class Current: 345/97
• CPC Class Codes: G09G 2310/0205 Simultaneous scanning of several lines in flat panels
• CPC Class Codes: G09G 2310/04 Partial updating of the display screen
• CPC Class Codes: G09G 2310/061 for resetting or blanking
• CPC Class Codes: G09G 3/3629 using liquid crystals having memory effects, e.g. ferroelectric liquid crystals

Abstract

A display system includes a display panel provided with matrix electrodes composed of scanning lines and information lines, a first unit for transferring scanning line address information and image information corresponding to the writing into pixels of a scanning line, a second unit for delaying the transfer of the received image information and then latching the image information of a scanning line, and a third unit for designating a scanning line based on the received scanning line address information and storing the designation information of the designated scanning line. A fourth unit controls the second and third units so as to, when third unit designates a scanning line based on the received scanning line address information, synchronize the selective drive of the scanning line designated by the immediately preceding stored information for designating the scanning line with the drive of the information lines based on the image information latched by the second means, and selectively drives the scanning line designated according to the scanning line address information within the period of the synchronization.

Claims

1. A driving device, comprising:

matrix electrodes composed of scanning lines and information lines;

an information line driving circuit having a delay circuit for delaying the transfer of image information corresponding to writing into pixels of a scanning line, a serial-parallel converting circuit, and a first memory for storing the image information from said serial-parallel converting circuit;

a scanning line driving circuit having a scanning line designating circuit for generating scanning line information which designates a scanning line, and a second memory for storing the scanning line information generated by said scanning line designating circuit; and

control means for controlling said information line driving circuit and said scanning line designating circuit so that the image information stored in said first memory which is used for Nth scanning, the scanning line information from said scanning line designating circuit which is used to designate a scanning line for (N+1)th scanning, and the scanning line information stored in said second memory which is used to designate a scanning line for Nth scanning are synchronously output, and said scanning line information used to designate the scanning line for (N+1)th scanning is output during outputting of the scanning line information for Nth scanning, and pixels on the scanning line designated by the scanning line information used to designate the scanning line for (N+1)th scanning are erased, and pixels on the scanning line designated by said scanning line information for designating Nth scanning stored in said second memory are written according to said image information stored in said first memory used for Nth scanning.

2. A driving device, comprising:

matrix electrodes composed of scanning lines and information lines;

an information line driving circuit having a delay circuit for delaying the transfer of image information corresponding to writing into pixels of a scanning line, a serial-parallel converting circuit, and a first memory for storing the image information from said serial-parallel converting circuit;

a scanning line driving circuit having a scanning line designating circuit for designating a scanning line, and a second memory for storing the scanning line information from said scanning line designating circuit; and

control means for controlling said information line driving circuit and said scanning line driving circuit so that the image information stored in said first memory which is used for Nth scanning, the scanning line information from said scanning line designating circuit which is used to designate a scanning line for (N+1)th scanning, and the scanning line information stored in said second memory which is used to designate a scanning line for Nth scanning are synchronously output, and said scanning line information used to designate the scanning line for (N+1)th scanning is output during outputting of the scanning line information for Nth scanning, and pixels on the scanning line designated by the scanning line information used to designate the scanning line for (N+1)th scanning are erased, and pixels on the scanning line designated by the scanning line information for designating Nth scanning stored in said second memory are written according to said image information stored in said first memory used for Nth scanning and, further controlling said information line driving circuit and said scanning line driving circuit, when the number of designations of the scanning lines reaches a predetermined value, so as to prohibit the transfer of image information to said delay circuit, and during the application of the writing voltage signals to the pixels of the scanning line designated according to the information from said second memory, to apply a non-selection signal to the other scanning lines.

3. A driving device according to claim 2, wherein said control means comprises a counter for counting the number of designations of the scanning lines.

4. A driving device, comprising:

matrix electrodes composed of scanning lines and information lines;

an information line driving circuit having a delay circuit for delaying the transfer of image information corresponding to writing into pixels of a scanning line, a serial-parallel converting circuit, and a first memory for storing the image information from the serial-parallel converting circuit;

a scanning line driving circuit having a scanning line designating circuit for designating a scanning line, and a second memory for storing the designated scanning line information from said scanning line designating circuit; and

a control circuit for controlling said information line driving circuit and said scanning line driving circuit so that the image information stored in said first memory which is used for Nth scanning, the scanning line information from said scanning line designating circuit which is used to designate a scanning line for (N+1)th scanning, and the scanning line information stored in said second memory which is used to designate a scanning line for Nth scanning are synchronously output, and said scanning line information used to designate the scanning line for (N+1)th scanning is output during outputting of the scanning line information for Nth scanning, and pixels on the scanning line designated by the scanning line information used to designate the scanning line for (N+1)th scanning are erased, and pixels on the scanning line designated by the scanning line information for designating Nth scanning stored in said second memory are written according to said image information stored in said first memory used for Nth scanning and further controlling said information line driving circuit and said scanning line driving circuit, in case the same scanning line is designated in succession, so as to prohibit the transfer of the image information to said delay circuit and, during the application of the writing voltage signals to the pixels of the scanning line designated according to the information from said second memory, to apply a non-selection signal to the other scanning lines.

5. A driving device according to claim 4, wherein said control means comprises means for comparing the content of the entered scanning line address information.

6. A driving device, comprising:

a liquid crystal cell comprising matrix electrodes composed of scanning lines and information lines and utilizing ferroelectric liquid crystal;

an information line driving circuit having a delay circuit for delaying the transfer of image information corresponding to the writing into pixels of a scanning line, a serial-parallel converting circuit, and a first memory for storing the image information from the serial-parallel converting circuit;

a scanning line driving circuit having a scanning line designating circuit for designating a scanning line, and a second memory for storing the designated scanning line information from said scanning line designating circuit; and

control means for controlling said information line driving circuit and said scanning line driving circuit so that the image information stored in said first memory which is used for Nth scanning, the scanning line information from said scanning line designating circuit which is used to designate a scanning line for (N+1)th scanning, and the scanning line information stored in said second memory which is used to designate a scanning line for Nth scanning are synchronously output, and said scanning line information used to designate the scanning line for (N+1)th scanning is output during outputting of the scanning line information for Nth scanning, and pixels on the scanning line designated by the scanning line information used to designate the scanning line for (N+1)th scanning are erased, and pixels on the scanning line designated by the scanning line information for designating Nth scanning stored in said second memory are written according to said image information stored in said first memory used for Nth scanning.

7. A driving device, comprising:

a liquid crystal cell comprising matrix electrodes composed of scanning lines and information lines and utilizing ferroelectric liquid crystal;

an information line driving circuit having a delay circuit for delaying the transfer of image information corresponding to the writing into pixels of a scanning line, a serial-parallel converting circuit, and a first memory for storing the image information from said serial-parallel converting circuit;

a scanning line driving circuit having a scanning line designating circuit for designating a scanning line, and a second memory for storing the designated scanning line information from said scanning line designating circuit; and

control means for controlling said information line driving circuit and said scanning line driving circuit so that the image information stored in said first memory which is used for Nth scanning, the scanning line information from said scanning line designating circuit which is used to designate a scanning line for (N+1)th scanning, and the scanning line information stored in said second memory which is used to designate a scanning line for Nth scanning are synchronously output, and the scanning line information used to designate the scanning line for (N+1)th scanning is output during outputting of the scanning line information for Nth scanning, and pixels on the scanning line designated by the scanning line information used to designate the scanning line for (N+1)th scanning are erased, and pixels on the scanning line designated by the scanning line information for designating Nth scanning stored in said second memory are written according to said image information stored in said first memory used for Nth scanning, and further controlling said information line driving circuit and said scanning line driving circuit, when the number of designations of scanning lines reaches a predetermined number, so as to prohibit the transfer of the image information to the delay circuit and, during the application of writing voltage signals to the pixels of the scanning line designated according to the information from said second memory, so as to apply a non-selection signal to the other scanning lines.

8. A driving device according to claim 7, wherein said control means comprises a counter for counting the number of designations of the scanning lines.

9. A driving device, comprising:

a liquid crystal cell comprising matrix electrodes composed of scanning lines and information lines and utilizing ferroelectric liquid crystals;

an information line driving circuit having a delay circuit for delaying the transfer of image information corresponding to the writing into pixels of a scanning line, a serial-parallel converting circuit, and a first memory for storing the image information from the serial-parallel converting circuit;

a scanning line driving circuit having a scanning line designating circuit for designating a scanning line, and a second memory for storing the designated scanning line information from said scanning line designating circuit; and

control means for controlling said information line driving circuit and said scanning line driving circuit so that the image information stored in said first memory which is used for Nth scanning, the scanning line information from said scanning line designating circuit which is used to designate a scanning line for (N+1)th scanning, and the scanning line information stored in said second memory which is used to designate a scanning line for Nth scanning are synchronously output, and said scanning line information used to designate the scanning line for (N+1)th scanning is output during outputting of the scanning line information for Nth scanning, and pixels on the scanning line designated by the scanning line information used to designate the scanning line for (N+1)th scanning are erased, and pixels on the scanning line designated by the scanning line information for designating Nth scanning stored in said second memory are written according to said image information stored in said first memory used for Nth scanning, and further controlling said information line driving circuit and said scanning line driving circuit, in case the same scanning line is designated in succession, so as to prohibit the transfer of the image information to the delay circuit and, during the application of writing voltage signals to the pixels of the scanning line designated according to the information from said second memory, to apply a non-selection signal to the other scanning lines.

10. A driving device according to claim 9, wherein said control means comprises means for comparing the content of the entered scanning line address information.

11. A display system, comprising:

a display panel comprising matrix electrodes composed of scanning lines and information lines;

first means for transferring scanning line address information and image information corresponding to the writing into pixels of a scanning line;

second means for delaying the transfer of the received image information and then latching the image information of a scanning line; and

third means for decoding (N+1)th scanning address information received, outputting the encoded (N+1)th scanning address information as an encoded (N+1)th address signal to a scanning signal generation circuit, applying a (N+1)th first scanning selection signal by which an erase operation of pixels on a scanning line is performed from the scanning signal generation circuit to the scanning line designated in response to said (N+1)th address signal, storing said decoded (N+1)th first signal in a memory, outputting to the scanning signal generation circuit an encoded Nth address signal corresponding to Nth received scanning address information previously stored in said memory, and applying an Nth second scanning selection signal by which a writing operation on a scanning line is performed from the scanning signal generation circuit to the scanning line designated in response to said Nth address signal, with the Nth second scanning selection signal being formed by a voltage wave different from the first scanning selection signal.

12. A display system according to claim 11, wherein said display panel has a memory effect.

13. A display system according to claim 11, wherein said display panel comprises ferroelectric liquid crystal.

14. A display system according to claim 11, further comprising means for overlapping said (N+1)th first scanning selection signal and said Nth second scanning selection signal so as to be outputted.

15. A display system according to claim 14, wherein said display panel has a memory effect.

16. A display system according to claim 14, wherein said display panel comprises ferroelectric liquid crystal.

17. A display system, comprising:

a display panel comprising matrix electrodes composed of scanning lines and information lines;

first means for transferring scanning line address information and image information corresponding to the writing into pixels of a scanning line;

second means for delaying the transfer of the received image information and then latching the image information of a scanning line;

third means for decoding (N+1)th scanning address information received, outputting the encoded (N+1)th scanning address information as an encoded (N+1)th address signal to a scanning signal generation circuit, applying a (N+1)th first scanning selection signal by which an erase operation of pixels on a scanning line is performed from the scanning signal generation circuit to the scanning line designated in response to said (N+1)th address signal, storing said decoded (N+1)th first signal in a memory, outputting to the scanning signal generation circuit an encoded Nth address signal corresponding to Nth received scanning address information previously stored in said memory, and applying an Nth second scanning selection signal by which a writing operation on a scanning line is performed from the scanning signal generation circuit to the scanning line designated in response to said Nth address signal, with the Nth second scanning selection signal being formed by a voltage wave from different from the first scanning selection signal; and

fourth means for disenabling an address signal designating selection of a scanning line to which the first selection signal is applied when a designation number of the scanning line designated in accordance with said scanning address information reaches a predetermined number.

18. A display system according to claim 17, wherein said display panel has a memory effect.

19. A display system according to claim 17, wherein said display panel comprises ferroelectric liquid crystal.

20. A display system, comprising:

a display panel comprising matrix electrodes composed of scanning lines and information lines;

first means for transferring scanning line address information and image information corresponding to the writing into pixels of a scanning line;

second means for delaying the transfer of the received image information and then latching the image information of a scanning line;

third means for decoding (N+1)th scanning address information received, outputting the encoded (N+1)th scanning address information as an encoded (N+1)th address signal to a scanning signal generation circuit, applying a (N+1)th first scanning selection signal by which an erase operation of pixels on a scanning line is performed from the scanning signal generation circuit to the scanning line designated in response to said (N+1)th address signal, storing said decoded (N+1)th first signal in a memory, outputting to the scanning signal generation circuit an encoded Nth address signal corresponding to Nth received scanning address information previously stored in said memory, and applying an Nth second scanning selection signal by which a writing operation on a scanning line is performed from the scanning signal generation circuit to the scanning line designated in response to said Nth address signal, with the Nth second scanning selection signal being formed by a voltage wave from different from the first scanning selection signal; and

fourth means for disenabling an address signal designating selection of a scanning line to which the first selection signal is applied when a designation number of the scanning line designated in accordance with said scanning address information reaches a predetermined number.

21. A display system according to claim 20, wherein said display panel has a memory effect.

22. A display system according to claim 20, wherein said display panel comprises ferroelectric liquid crystal.

23. A display system, comprising:

a display panel comprising matrix electrodes composed of scanning lines and information lines;

first means for transferring scanning line address information and image information corresponding to the writing into pixels of a scanning line;

second means for delaying the transfer of the received image information and then latching the image information of a scanning line;

third means for decoding (N+1)th scanning address information received, outputting the encoded (N+1)th scanning address information as an encoded (N+1)th address signal to a scanning signal generation circuit, applying a (N+1)th first scanning selection signal by which an erase operation of pixels on a scanning line is performed from the scanning signal generation circuit to the scanning line designated in response to said (N+1)th address signal, storing said decoded (N+1)th first signal in a memory, outputting to the scanning signal generation circuit an encoded Nth address signal corresponding to Nth received scanning address information previously stored in said memory, and applying an Nth second scanning selection signal by which a writing operation on a scanning line is performed from the scanning signal generation circuit to the scanning line designated in response to said nth address signal, with the Nth second scanning selection signal being formed by a voltage wave from different from the first scanning selection signal; and

fourth means for controlling said second and third means so as to stop output of said first scanning selection signal and output a non-selection signal when designation of the scanning line designated in accordance with said scanning address information is generated so as to continuously designated the same scanning line.

24. A display system according to claim 23, wherein said display panel has a memory effect.

25. A display system according to claim 23, wherein said display panel comprises ferroelectric liquid crystal.

26. A display system, comprising:

a display panel comprising matrix electrodes composed of scanning lines and information lines;

first means for transferring scanning line address information and image information corresponding to the writing into pixels of a scanning line;

second means for delaying the transfer of the received image information and then latching the image information of a scanning line;

third means for decoding (N+1)th scanning address information received, outputting the encoded (N+1)th scanning address information as an encoded (N+1)th address signal to a scanning signal generation circuit, applying a (N+1)th first scanning selection signal by which an erase operation of pixels on a scanning line is performed from the scanning signal generation circuit to the scanning line designated in response to said (N+1)th address signal, storing said decoded (N+1)th first signal in a memory, outputting to the scanning signal generation circuit an encoded Nth address signal corresponding to Nth received scanning address information previously stored in said memory, and applying an Nth second scanning selection signal by which a writing operation on a scanning line is performed from the scanning signal generation circuit to the scanning line designated in response to said Nth address signal, with the Nth second scanning selection signal being formed by a voltage wave from different from the first scanning selection signal; and

fourth means for disenabling an address signal designating selection of a scanning line to which the first selection signal is applied when a designation number of the scanning line designated in accordance with said scanning address information reaches a predetermined number.

27. A display system according to claim 26, wherein said display panel has a memory effect.

28. A display system according to claim 26, wherein said display panel comprises ferroelectric liquid crystal.