×

High speed BICMOS switches and multiplexers

  • US 5,355,035 A
  • Filed: 01/08/1993
  • Issued: 10/11/1994
  • Est. Priority Date: 01/08/1993
  • Status: Expired due to Term
First Claim
Patent Images

1. A high speed switch, comprising:

  • a pair of data inputs for receiving high speed, complementary input signals;

    one or more pairs of high speed complementary data outputs;

    a high voltage supply;

    a low voltage supply;

    one or more differential pairs of current mode logic transistors having base terminals coupled to said data inputs, each pair having a pair of collectors coupled to said high voltage supply and to one of said pairs of high speed complementary data outputs, and each pair having emitters coupled to a common node;

    an essentially constant current source corresponding to each said differential pair of current mode logic transistors selectively coupling said common node to said low voltage supply;

    one or more steering signal inputs, each steering signal input corresponding to one of said differential pairs of current mode logic transistors, each steering signal input for receiving a steering signal; and

    enabling means for selectively coupling said constant current source for each said differential coupled pair of current mode transistors to said low voltage supply and for decoupling the common node of each said differential pair to said high voltage supply when the corresponding steering signal is in a first state, and for decoupling said constant current source for each said differential coupled pair of current mode logic transistors from said low voltage supply and coupling the common node of each said differential coupled pair of current mode logic transistors from said high voltage supply when the corresponding steering signal is in a second state, thereby allowing any of said differential coupled pairs of current mode logic transistors to drive the corresponding pair of high speed data outputs under the influence of the high speed data input signals received at said data inputs by control of the states of said steering signals.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×