×

Error display device of data transmission system

  • US 5,357,517 A
  • Filed: 06/23/1992
  • Issued: 10/18/1994
  • Est. Priority Date: 12/26/1989
  • Status: Expired due to Fees
First Claim
Patent Images

1. An error display device of a data transmission system in which a plurality of nodes are connected to a main controller to transmit data, the main controller being adapted to discriminate presence or absence of an error, an error content and an error position from an error signal contained in a data frame signal transmitted from the nodes and to display the error content and error position wherein the main controller comprises:

  • an error kind register for temporarily storing therein a signal corresponding to the error content;

    an error position register for temporarily storing therein a signal corresponding to the error position;

    clear operating means for instructing to clear storage data in the error kind register and the error position register;

    update control means having a first mode in which the storage data in the error kind register and the error position register are updated each time an error is detected as well as a second mode in which storage data in the error kind register and the error position register are cleared when a clear instruction from the clear operating means is inputted, the data in the error kind register and the error position register being updated by the error content and the error position when an error is detected first after the clear instruction, and thereafter the updating of the error kind register and the error position register is disabled until a next clear instruction of the clear operating means is inputted, the update control means controlling storage updating operations of the error kind register and the error position register in either one of said two modes;

    error counting means for counting the number of errors detected in the error signal; and

    display means for displaying thereon the temporary storage data in the error kind register and the error position register and an output of the error counting means.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×