ECL circuit

• US 5,359,241 A
• Filed: 04/30/1993
• Issued: 10/25/1994
• Est. Priority Date: 05/13/1992
• Status: Expired due to Term

• Current Assignee: Renesas Electronics Corporation
• Original Assignee: Mitsubishi Denki Kabushiki Kaisha (Mitsubishi Electric Corporation)
• Inventors: Hasegawa, Koichi, Iga, Tetsuya
• Primary Examiner(s): Westin, Edward P.
• Assistant Examiner(s): SANTAMAURO, JON P
• Application Number:
  US08/054,192
• Time in Patent Office: 543 Days
• Field of Search: 307/455, 307/272.2, 307/443, 307/475
• US Class Current: 326/126
• CPC Class Codes: H03K 3/012 Modifications of generator to improve response time or to decrease power consumption
• CPC Class Codes: H03K 3/2885 the input circuit having a differential configuration

Abstract

A flip-flop circuit of ECL structure includes an ECL circuit portion and a level shift circuit portion including a circuit having a pair of resistors. The ECL circuit portion applies a differential signal to one end of each of the resistors, and Q and/Q output signals are derived from the other ends of each of the resistors. The amount of level shift down of the signals when shifted by the resistors is enabled to be set to any relatively small amount, whereby the ECL circuit is permitted to operate at a low voltage.

Claims

1. An ECL circuit comprising:

an ECL circuit portion having an ECL structure without emitter follower output transistors for deriving first and second differential signals; and

a level shift circuit portion for level-shifting said first and second signals to output the level-shifted first and second signals wherein said level-shift circuit portion includes;

a first resistor having a first and directly receiving, without buffering, said first signal;

a second resistor having a first end directly receiving, without buffering, said second signal;

a first constant-current source connected to a second end of said first resistor; and

a second constant-current source connected to a second end of said second resistor.

2. The ECL circuit of claim 1, wherein

said first and second constant-current sources include first and second constant-current source transistors, respectively,

said ECL circuit portion includes a master portion, a slave portion, and third and fourth constant-current source transistors for applying an operating bias current to said master and slave portions, respectively, and

said first, second, third and fourth constant-current source transistors include control electrodes connected in common to a predetermined control potential.

3. The ECL circuit of claim 1, wherein

said ECL circuit portion includes a master portion, a slave portion, and a power supply line for supplying a predetermincd power supply potential, and

said master portion includes first and second signal output ends for outputting opposite-polarity signals, a first resistor having a first end connected to said first signal output end, a second resistor having a first end connected to said second signal output end, and a third resistor having a first end connected in common to second ends of said first and second resistors and a second end connected to said power supply line.

4. The ECL circuit of claim 3, wherein

said slave portion includes first and second signal output ends for outputting opposite-polarity signals, a fourth resistor connected between said first signal output end of said slave portion and said power supply line, and a fifth resistor connected between said second signal output end of said slave portion and said power supply line, and

said first, second, third, fourth and fifth resistors have an equal resistance.

5. The ECL circuit of claim 1, wherein

said ECL circuit portion includes a master portion and a slave portion,

said master portion includes first and second signal output ends for outputting opposite-polarity signals, and

said ECL circuit further includes a second level shift circuit connected to said first and second signal output ends for controlling levels of said opposite-polarity signals outputted from said first and second signal output ends.

6. The ECL circuit of claim 5, wherein

said second level shift circuit includes:

a first resistor having a first end directly receiving, without buffering, one of said opposite-polarity signals;

a second resistor having a first end directly receiving, without buffering, the other opposite-polarity signal;

a first constant-current source connected to a second end of said first resistor; and

a second constant-current source connected to a second end of said second resistor.

7. An ECL circuit, comprising:

an ECL circuit portion having an ECL structure without emitter follower output transistors for deriving first and second differential signals; and

a level shift circuit portion for level-shifting said first and second signals to output the level-shifted first and second signals wherein said level shift circuit portion includes;

a first resistor having a first end directly receiving, without any intervening elements, said first signal;

a second resistor having a first end directly receiving, without any intervening elements, said second signal;

a first constant-current source connected to a second end of said first resistor; and

a second constant-current source connected to a second end of said second resistor.