Signal acquisition and reception method for a global positioning system signal

• US 5,373,531 A
• Filed: 08/04/1993
• Issued: 12/13/1994
• Est. Priority Date: 08/05/1992
• Status: Expired due to Fees

• Current Assignee: Pioneer Electronic Corporation (Pioneer Corporation)
• Original Assignee: Pioneer Electronic Corporation (Pioneer Corporation)
• Inventors: Kawasaki, Kenichiro
• Primary Examiner(s): Swann, Tod R.
• Application Number:
  US08/102,045
• Time in Patent Office: 496 Days
• Field of Search: 342/357, 375/1, 380/34, 455/12.1
• US Class Current: 375/150
• CPC Class Codes: G01S 19/29 carrier including Doppler, related G01S19/246 takes precedence

Abstract

A signal acquisition method for a GPS receiver which eliminates the necessity of a clock circuit for keeping the current time and also a backup battery for memory is disclosed. According to the signal acquisition method, upon starting of acquisition of a GPS satellite after the power source to the GPS receiver is turned on, using a matched filter, an acquisition operation is performed for objects of all of GPS satellites which may possibly be disposed until after a signal of at least one of the GPS satellites is acquired.

Claims

1. A signal acquisition method for a GPS receiver, comprising the steps of:

searching, upon starting of acquisition of a GPS satellite after the power source to said GPS receiver is turned on, for a code phase of a signal in a range of all code phases for one period of the code, by using a matched filter; and

continuing said searching for all GPS satellites, which may possibly be disposed, as objects for searching without calculating tracks of the satellites until a signal of at least one of the GPS satellites is acquired.

2. A GPS receiver circuit for a GPS receiver, comprising:

a radio frequency circuit for producing an intermediate frequency signal from a signal being received from a GPS satellite;

a code search circuit including a matched filter operable when the power source to said GPS receiver is turned on to initiate acquisition of a signal of a GPS receiver and being capable of searching for a code phase of said intermediate frequency signal in a range of all code phases for one period of the code;

means for accurately determining the phase of the code by performing a phase search of the signal from the GPS satellite acquired by said code search circuit; and

means for performing a synchronous tracking operation for the signal from the GPS satellite.

3. A GPS receiver circuit as claimed in claim 2, wherein said code search circuit further includes intensity detection means for detecting an intensity of the reception signal, and comparison means for comparing the intensity detected by said intensity detection means with a predetermined threshold value to determine whether or not the signal from the GPS satellite has been acquired.

4. A GPS receiver circuit as claimed in claim 3, further comprising means for generating first and second clock signals having phases displaced by 90 degrees from each other, and a code generator for generating a code signal corresponding to a C/A code of a satellite from which a signal is to be received, said intensity detection means of said code search circuit including first and second serial-in parallel-out shift registers for receiving and shifting the intermediate frequency signal in response to the first and second clock signals, respectively, a serial-in parallel-out code shift register for receiving and shifting the code signal, first and second correlation determination means for comparing the parallel outputs of said first and second shift registers with the parallel outputs of said code shift register, respectively, to determine correlations between the intermediate frequency signal and the code signal, and intensity calculation means for calculating an intensity of the reception signal from the correlations from said first and second correlation determination means.

5. A GPS receiver circuit as claimed in claim 4, wherein each of said first and second correlation determination means includes an exclusive NOR circuit connected between the outputs of said first or second shift register and said code shift register, and discrimination means for discriminating the number of outputs of said exclusive NOR circuit which exhibit "1" or "0" in binary value.

6. A GPS receiver circuit as claimed in claim 5, wherein said discrimination means outputs the discriminated number in binary value and each of said first and second correlation determination means further includes a third exclusive NOR circuit connected to the outputs of said discrimination means such that, when the most significant bit of the outputs of said discrimination means is a predetermined one of the binary values of "1" and "0", the lower bits of the outputs of said discrimination are reversed in value, and said intensity calculation means is a square sum calculation circuit for calculating a square sum of the outputs of the third exclusive NOR circuits of said first and second correlation determination means.

7. A GPS receiver circuit as claimed in claim 2, which includes four or more such code search circuits.

8. A GPS receiver circuit as claimed in claim 2, further comprising means for causing, after a signal of a satellite is acquired, said code search circuit to perform a code searching operation for a signal of another satellite until signals of a total of four or more satellites are acquired.

9. A GPS receiver circuit as claimed in claim 3, further comprising means for generating first and second clock signals having phases displaced by 90 degrees from each other, and a code generator for generating a code signal corresponding to a C/A code of a satellite from which a signal is desired to be received, said intensity detection means of said code search circuit including first and second serial-in parallel-out shift registers for receiving and shifting the intermediate frequency signal in response to the first and second clock signals, respectively, a serial-in parallel-out code shift register for receiving and shifting the code signal in response to a code clock signal, first and second correlation determination means for comparing the parallel outputs of said first and second shift registers with the parallel outputs of said code shift register, respectively, to determine correlations between the intermediate frequency signal and the code signal, and intensity calculation means for calculating an intensity of the reception signal from the correlations determined by said first and second correlation determination means.

10. A GPS receiver circuit as claimed in claim 9, wherein each of said first and second correlation determination means includes exclusive NOR circuits connected between the outputs of said first or second shift register and said code shift register, and discrimination means for discriminating the number of outputs of said exclusive NOR circuits that indicate correlation.

11. A GPS receiver circuit as claimed in claim 10, wherein said discriminating means outputs the discriminated number of correlated outputs in binary form and each of said first and second correlation determination means further includes third exclusive NOR circuits connected to the outputs of said discrimination means arranged such that, when the most significant bit (MSB) of the outputs of said discrimination means is a predetermined one of the binary values of "1" and "0", values at the lower bits of the outputs of said discrimination means are inverted, and said intensity calculation means is a square sum calculation circuit for calculating a square sum of the outputs of the third exclusive NOR circuits of said first and second correlation determination means.