Frequency synchronized bidirectional radio system
First Claim
1. A bidirectional communication system comprising at least one communication cell having a base station and at least one remote station, in said cell said remote station receiving polling signals from said base station at a precise base clock rate on a precise base carrier frequency, in said cell said remote station transmitting response signals at a remote clock rate to said base station on a remote carrier frequency, said base clock rate being extracted at said remote station from said polling signals to generate said remote clock rate in synchronization with said base clock rate, said remote station calculating frequency error information relating to a difference in frequency between said precise base carrier frequency and said remote carrier frequency, and both said frequency error information and said remote clock rate being utilized in phase-lock loop circuitry in said remote station to stabilize said remote carrier frequency.
20 Assignments
0 Petitions
Accused Products
Abstract
A bidirectional radio system for low cost, high through-put accumulation of data from a large number of site units. The site units are connected to remote radio transceivers in radio communication with a plurality of base stations. Accurate frequency synchronization allows multiple carriers within a 12.5 kHz FCC bandwidth. Frequency synchronization is achieved at low cost by transmitting a high accuracy carrier and clock signal at a base station, and using receiving circuitry a remote stations to extract the base clock signal and base carrier frequency and a phase-lock loop to stabilize the remote station carriers. The reception circuitry at a remote station provides independent carrier frequency and clock rate recovery, a phase-lock loop at baseband, and a coarse clock rate recovery circuit coupled to a fine clock rate recovery circuit. Remote station responses are time domain multiplexed. A base station receiver can decode a very short remote station response by scaling the response with the phase and amplitude of an initial segment of the response. Spatial reuse of carrier frequencies further increases the rate of data through-put.
107 Citations
17 Claims
- 1. A bidirectional communication system comprising at least one communication cell having a base station and at least one remote station, in said cell said remote station receiving polling signals from said base station at a precise base clock rate on a precise base carrier frequency, in said cell said remote station transmitting response signals at a remote clock rate to said base station on a remote carrier frequency, said base clock rate being extracted at said remote station from said polling signals to generate said remote clock rate in synchronization with said base clock rate, said remote station calculating frequency error information relating to a difference in frequency between said precise base carrier frequency and said remote carrier frequency, and both said frequency error information and said remote clock rate being utilized in phase-lock loop circuitry in said remote station to stabilize said remote carrier frequency.
-
9. A bidirectional radio communication system comprised of at least one communication cell, said cell having a base station and at least one remote station, said remote station receiving a polling signal at a precise base clock rate on a precise base carrier frequency from said base station, said remote station transmitting response signals at a remote clock rate to said base station on a remote carrier frequency, said remote station being comprised of:
-
a first frequency synthesizer generating said remote carrier frequency, said remote carrier frequency being stabilized by a first stabilization signal directed to said first synthesizer; a first frequency heterodyne, said first heterodyne heterodyning said remote carrier frequency and polling signal received from said base station to generate an intermediate frequency signal; a second frequency synthesizer generating an intermediate frequency sinusoid, said intermediate frequency sinusoid being stabilized by a second frequency stabilization signal; a second frequency heterodyne, said second heterodyne heterodyning said intermediate frequency sinusoid and said intermediate frequency signal to generate a baseband signal; a first recovery circuit, said first recovery circuit recovering carrier frequency error information from said baseband signal and generating said first frequency stabilization signal; and a second recovery circuit, said second recovery circuit generating said second frequency stabilization signal from said baseband signal, and synchronizing said remote clock rate and said precise base clock rate.
-
-
10. An apparatus for decoding in-phase and quadrature components of a quadrature encoded signal, said quadrature encoded signal having a first component and a second component, said first component being an estimated in-phase component add raid second component being an estimated quadrature component, said apparatus being comprised of:
-
a) a rotator, said rotator generating a first rotated component and a second rotated component from said first component and said second component in response to a rotation signal; b) a phase detector, said phase detector detecting an amount of in-phase component and quadrature components in said first component and said second component and generating a ramp control signal; c) a ramp estimator, said ramp estimator reading said ramp control signal and generating said rotation signal such that said first and second rotated components are substantially equivalent to the in-phase and quadrature components of said quadrature encoded signal; d) a coarse clock estimator, said coarse clock estimator generating a sequence of coarse clock pulses from said first and second rotated components; and e) a fine clock timing error estimator sampling said coarse clock pulses to produce clock timing error information from values of said first and second rotated components, said timing error information being utilized in phase-lock loop circuitry to stabilize said clock pulses. - View Dependent Claims (11, 12)
-
-
13. An apparatus for extracting a clock timing error signal from a quadrature encoded signal, said quadrature encoded signal having a first rotated component and a second rotated component, said apparatus comprising:
-
a coarse clock estimator, said coarse clock estimator generating a sequence of coarse clock pulses from a square of sum of squares of said first and second rotated components; and a fine clock timing error estimator, said coarse clock pulses being fed to said fine clock timing error estimator from said coarse clock estimator, said fine clock timing error estimator sampling said first and second rotated component at times corresponding to said coarse clock pulses to produce said clock timing error signal. - View Dependent Claims (14, 15)
-
-
16. The apparatus of claim 16 wherein said coarse clock estimator generates said coarse clock pulses from a square of a sum of squares of said first and second rotated components.
-
17. A method of decoding a short burst of data from quadrature demodulated components of a signal comprising the steps of:
- calculating an amplitude and phase of a predetermined reference segment of said short burst to generate a scaling amplitude and a scaling phase, using said scaling amplitude to scale an amplitude of a remainder segment of said short burst and said scaling phase to scale a phase of a remainder segment of said short burst to provide a scaled remainder signal, and demodulating data from said scaled remainder signal.
Specification