Semiconductor integrated circuit and method and system for designing layout of the same
First Claim
Patent Images
1. An LSI layout design method comprising the steps of:
- providing in advance a plurality of master cells, each master cell including at least one element and a plurality of signal wiring lines which are not connected to any of the elements within the master cell;
arranging said plurality of master cells on a diagram, corresponding to a plan view area of a main surface of a chip;
mutually connecting specified ones of said plurality of signal wiring lines between different ones of the arranged said plurality of master cells in accordance with information of logic circuits to be effected of said LSI; and
connecting, within specified ones of the arranged said plurality of master cells, ones of said plurality of signal wiring lines to respective elements.
2 Assignments
0 Petitions
Accused Products
Abstract
An LSI layout design method is for placing on a chip a plurality of different master cells, each of which has a plurality of signal wiring conductors not connected to internal elements, for example, transistors, resistors and so on for realizing a certain logic function.
24 Citations
20 Claims
-
1. An LSI layout design method comprising the steps of:
-
providing in advance a plurality of master cells, each master cell including at least one element and a plurality of signal wiring lines which are not connected to any of the elements within the master cell; arranging said plurality of master cells on a diagram, corresponding to a plan view area of a main surface of a chip; mutually connecting specified ones of said plurality of signal wiring lines between different ones of the arranged said plurality of master cells in accordance with information of logic circuits to be effected of said LSI; and connecting, within specified ones of the arranged said plurality of master cells, ones of said plurality of signal wiring lines to respective elements. - View Dependent Claims (12, 13, 19, 20)
-
-
2. An LSI layout design method comprising the steps of:
-
providing in advance a plurality of master cells, each of which including at least one element and a plurality of signal wiring lines which are not connected to any of the elements within the master cell and each of which having candidates of signal input/output positions; arranging said plurality of master cells on a diagram, corresponding to a plan view area of a main surface of a chip; and mutually connecting specified ones of said plurality of signal wiring lines between different ones of the arranged said plurality of master cells in accordance with information of logic circuits to be effected of said LSI. - View Dependent Claims (3)
-
-
4. An LSI layout design method comprising the steps of:
-
providing in advance a plurality of master cells, each of which including at least one element and a plurality of signal wiring lines which are not connected to any of the elements within the master cell; arranging said plurality of master cells on a diagram, corresponding to a plan view area of a main surface of a chip; and determining two or more from among connection points between neighboring ones of said plurality of master cells, after said plurality of master cells are densely arranged; and specifying ones of said plurality of signal wiring lines, in each of neighboring master cells, which are to be mutually connected, via the determined connection points, after said plurality of master cells are densely arranged.
-
-
5. An LSI layout design method comprising the steps of:
-
providing in advance a plurality of master cells, each of which including at least one element and a plurality of signal lines which are not connected to any of the elements within the master cell; densely arranging said plurality of master cells on a diagram, corresponding to a plan view area of a chip, substantially without leaving any gap between adjacently disposed master cells in at least two directions; and mutually connecting specified ones of said plurality of signal wiring lines between different ones of said plurality of master cells in accordance with information of logic circuits to be effected of said LSI, after said plurality of master cells are densely arranged. - View Dependent Claims (6, 14, 15)
-
-
7. An LSI layout design method comprising the steps of:
-
providing in advance a plurality of master cells, each master cell including at least one element and a plurality of patterns of signal wiring conductors which are not connected to any of the elements within the master cell; arranging said plurality of master cells on a diagram, corresponding to a plan view area of a main surface of a chip; and adding contact patterns or wiring line patterns to a layout pattern of each of the arranged master cells to effect connections between elements and specified ones of said patterns of signal wiring conductors within respective master cells and effect connections between specified ones of said patterns of signal wiring conductors in different ones of the arranged master cells in accordance with information of logic circuits to be effected of said LSI. - View Dependent Claims (8, 9)
-
-
10. An LSI layout design method comprising the steps of:
-
providing in advance layout patterns of a plurality of master cells, each master cell including at least one element and patterns of signal wiring conductors which are not connected to any of the elements within the master cell; assigning each master cell to portions of a logic diagram of a circuit for realizing a desired logic circuit arrangement; arranging the layout patterns of the assigned master cells on a diagram, corresponding to a plan view area of a main surface of a chip, in accordance with information of positions of the master cells assigned on said logic diagram; and adding patterns of conductors for effecting connections between specified ones of said patterns of signal wiring conductors in different master cells and between elements and specified ones of said patterns of signal wiring conductors within respective master cells, after said plurality of master cells are arranged.
-
-
11. A layout design method for an LSI on a chip, comprising the steps of:
-
providing in advance a plurality of master cells for different functions, each master cell having a pattern of an element and patterns of signal wiring conductors not connected to the element; assigning said plurality of master cells to portions of a logic diagram of a circuit for realizing a desired logic circuit arrangement, in accordance with a logical function of each master cell, and to densely arrange the assigned master cells on the logic diagram, corresponding to a plan view area of a main surface of said chip, by vertically and horizontally modifying a position of each assigned master cell; and adding contact or wiring line patterns to a layout pattern of each of the arranged master cells to effect connections between the pattern of said element and at least one of the patterns of said signal wiring conductors and between patterns of said signal wiring conductors of said arranged master cells. - View Dependent Claims (16, 17, 18)
-
Specification