×

Compact adapter package providing peripheral to area translation for an integrated circuit chip

  • US 5,379,191 A
  • Filed: 06/09/1994
  • Issued: 01/03/1995
  • Est. Priority Date: 02/26/1991
  • Status: Expired due to Term
First Claim
Patent Images

1. A compact adapter package providing peripheral to area translation for an integrated circuit chip, comprising:

  • a single integrated circuit chip having top and bottom surfaces and having a plurality of conductive terminals disposed on the bottom surface wherein the entire bottom surface of the chip forms a major surface area of the chip and a portion of the major surface area inside the terminals towards the center of the chip forms an inner surface area of the chip;

    a dielectric support having upper and lower surfaces wherein the support is positioned entirely within the inner surface area of the chip and the bottom surface of the chip is spaced from and faces the upper surface of the support;

    a plurality of electrically conductive pads extending laterally from the upper surface of the support wherein the pads are aligned with and bonded in one-to-one relationship to the terminals thereby attaching the chip to the support wherein the pads, terminals and bonds are positioned entirely within the major surface area of the chip outside the inner surface area of the chip;

    a plurality of flat electrically conductive horizontal reroute lines on the upper surface of the support wherein each reroute line includes a first end at one of said pads and a second end within the inner surface area of the chip wherein the reroute lines are positioned entirely within the major surface area of the chip and disposed entirely above and parallel to the upper surface of the support;

    a plurality of electrically conductive vertical vias extending through the support between the upper and lower surfaces of the support wherein each via is positioned entirely within the inner surface area of the chip and positioned directly beneath and electrically connected to the second end of one of said reroute lines; and

    a plurality of coupling elements in an array pattern on the bottom surface of the support wherein each coupling element is positioned entirely within the inner surface area of the chip and includes a portion directly beneath and electrically connected to one of said vias such that each terminal is electrically connected to one of said coupling elements;

    wherein each terminal is electrically connected to a single pad, reroute line, via and coupling element, the reroute lines provide all horizontal translation between the terminals and the coupling elements, and the vias provide all vertical translation between the terminals and the coupling elements.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×