Compact adapter package providing peripheral to area translation for an integrated circuit chip
First Claim
1. A compact adapter package providing peripheral to area translation for an integrated circuit chip, comprising:
- a single integrated circuit chip having top and bottom surfaces and having a plurality of conductive terminals disposed on the bottom surface wherein the entire bottom surface of the chip forms a major surface area of the chip and a portion of the major surface area inside the terminals towards the center of the chip forms an inner surface area of the chip;
a dielectric support having upper and lower surfaces wherein the support is positioned entirely within the inner surface area of the chip and the bottom surface of the chip is spaced from and faces the upper surface of the support;
a plurality of electrically conductive pads extending laterally from the upper surface of the support wherein the pads are aligned with and bonded in one-to-one relationship to the terminals thereby attaching the chip to the support wherein the pads, terminals and bonds are positioned entirely within the major surface area of the chip outside the inner surface area of the chip;
a plurality of flat electrically conductive horizontal reroute lines on the upper surface of the support wherein each reroute line includes a first end at one of said pads and a second end within the inner surface area of the chip wherein the reroute lines are positioned entirely within the major surface area of the chip and disposed entirely above and parallel to the upper surface of the support;
a plurality of electrically conductive vertical vias extending through the support between the upper and lower surfaces of the support wherein each via is positioned entirely within the inner surface area of the chip and positioned directly beneath and electrically connected to the second end of one of said reroute lines; and
a plurality of coupling elements in an array pattern on the bottom surface of the support wherein each coupling element is positioned entirely within the inner surface area of the chip and includes a portion directly beneath and electrically connected to one of said vias such that each terminal is electrically connected to one of said coupling elements;
wherein each terminal is electrically connected to a single pad, reroute line, via and coupling element, the reroute lines provide all horizontal translation between the terminals and the coupling elements, and the vias provide all vertical translation between the terminals and the coupling elements.
2 Assignments
0 Petitions
Accused Products
Abstract
An peripheral to area adapter for an integrated circuit chip. The adapter comprises pads on an upper surface of a support in a pattern corresponding to the terminals on a integrated circuit, planar reroute lines on the upper surface with first ends at the pads, and vertical conductive vias extending through the support. The vias are connected at the upper surface to the second ends of the reroute lines. The vias are connected at the lower surface of the support to an area array of coupling elements. The pads and reroute lines can be fabricated on a tape-automated-bonding (TAB) frame support and personalized to match a particular configuration of terminals or bumps on a chip. The coupling elements can form a generic array compatible with a wide variety of interconnect substrates.
-
Citations
8 Claims
-
1. A compact adapter package providing peripheral to area translation for an integrated circuit chip, comprising:
-
a single integrated circuit chip having top and bottom surfaces and having a plurality of conductive terminals disposed on the bottom surface wherein the entire bottom surface of the chip forms a major surface area of the chip and a portion of the major surface area inside the terminals towards the center of the chip forms an inner surface area of the chip; a dielectric support having upper and lower surfaces wherein the support is positioned entirely within the inner surface area of the chip and the bottom surface of the chip is spaced from and faces the upper surface of the support; a plurality of electrically conductive pads extending laterally from the upper surface of the support wherein the pads are aligned with and bonded in one-to-one relationship to the terminals thereby attaching the chip to the support wherein the pads, terminals and bonds are positioned entirely within the major surface area of the chip outside the inner surface area of the chip; a plurality of flat electrically conductive horizontal reroute lines on the upper surface of the support wherein each reroute line includes a first end at one of said pads and a second end within the inner surface area of the chip wherein the reroute lines are positioned entirely within the major surface area of the chip and disposed entirely above and parallel to the upper surface of the support; a plurality of electrically conductive vertical vias extending through the support between the upper and lower surfaces of the support wherein each via is positioned entirely within the inner surface area of the chip and positioned directly beneath and electrically connected to the second end of one of said reroute lines; and a plurality of coupling elements in an array pattern on the bottom surface of the support wherein each coupling element is positioned entirely within the inner surface area of the chip and includes a portion directly beneath and electrically connected to one of said vias such that each terminal is electrically connected to one of said coupling elements; wherein each terminal is electrically connected to a single pad, reroute line, via and coupling element, the reroute lines provide all horizontal translation between the terminals and the coupling elements, and the vias provide all vertical translation between the terminals and the coupling elements. - View Dependent Claims (2, 3)
-
-
4. A compact adapter package providing peripheral to area translation for an integrated circuit chip, comprising:
-
a single integrated circuit chip having top and bottom surfaces and having a plurality of conductive terminals disposed on the bottom surface wherein the entire bottom surface of the chip forms a major surface area of the chip and a portion of the major surface area inside the terminals towards the center of the chip forms an inner surface area of the chip; a dielectric support having upper and lower surfaces wherein the support is positioned entirely within the inner surface area of the chip and the bottom surface of the chip is spaced from and faces the upper surface of the support; a compressible supportive insulator between the bottom surface of the chip and the upper surface of the support wherein the compressible supportive insulator is positioned entirely within the inner surface area of the chip and outer sidewalls of the compressible supportive insulator are aligned with outer sidewalls of the support; a plurality of electrically conductive pads extending laterally from the upper surface of the support wherein the pads are aligned with and bonded in one-to-one relationship to the terminals thereby attaching the chip to the support wherein the pads, terminals and bonds are positioned entirely within the major surface area of the chip outside the inner surface area of the chip; a plurality of flat electrically conductive horizontal reroute lines on the upper surface of the support wherein each reroute line includes a first end at one of said pads and a second end within the inner surface area of the chip wherein the reroute lines are positioned entirely within the major surface area of the chip and disposed entirely above and parallel to the upper surface of the support; a plurality of electrically conductive vertical vias extending through the support between the upper and lower surfaces of the support wherein each via is positioned entirely within the inner surface area of the chip and positioned directly beneath and electrically connected to the second end of one of said reroute lines; and a plurality of coupling elements in an array pattern on the bottom surface the support wherein each coupling element is positioned entirely within the inner surface area of the chip and includes a portion directly beneath and electrically connected to one of said vias such that each terminal is electrically connected to one of said coupling elements; wherein each terminal is electrically connected to a single pad, reroute line, via and coupling element, the reroute lines provide all horizontal translation between the terminals and the coupling elements, and the vias provide all vertical translation between the terminals and the coupling elements. - View Dependent Claims (5, 6, 7, 8)
-
Specification