Baseband signal processor for a microwave radio receiver

• US 5,388,126 A
• Filed: 12/21/1992
• Issued: 02/07/1995
• Est. Priority Date: 12/21/1992
• Status: Expired due to Fees

• Current Assignee: Proxim Wireless Corporation
• Original Assignee: Chandos A. Rypinski, Gerald L. Somer
• Inventors: Somer, Gerald L., Rypinski, Chandos A.
• Primary Examiner(s): Chin, Stephen
• Assistant Examiner(s): Le, Amanda T.
• Application Number:
  US07/994,538
• Time in Patent Office: 778 Days
• Field of Search: 375/96, 375/115, 375/116, 375/113, 375/114, 375/58, 364/728.03, 364/728.06, 371/37.1, 371/42, 371/46, 371/47.1
• US Class Current: 375/364
• CPC Class Codes: H04B 1/707 using direct sequence modulation

Abstract

A baseband signal processor within a radio receiver provides a design which does not materially increase the size and weight or decrease the battery life of the host equipment. A passive analog delay line is used for correlation by analog summing. The time discrimination function of spread spectrum is retained, and is used for one dimension of the diversity operation. A further analog integration technique is used to sum the data symbol energy received over a time interval corresponding to the delay differences of multiple radio paths. The input signal for the signal processor is an NRZ binary analog baseband waveform that is shaped for a minimal bandwidth transmission medium, but modified by the distortions which result from radio propagation. The output of the signal processor is the data content presented as clean logic-level states with lines for data and bit clock.

Claims

1. In a digital radio transmission system having a source of binary digital information for transport in bursts from origin to destination, a signal source using that information to generate a bandwidth limited baseband binary waveform, a first transmitting transducer to linearly modulate that information bearing waveform upon a radio frequency carrier which is then amplified and applied to a first radio antenna which radiates the radio frequency energy containing carrier and information, a fading and time dispersive medium over which that radiated radio frequency carrier energy is transferred between source and destination, a second antenna capturing a fraction of that radiated energy, a second receiving transducer connected to said second antenna which demodulates the captured radiated energy and recovers the baseband waveform modulated at the transmitter except as modified by distortion in the transmission medium, and a signal processor to recover the original binary information from said recovered baseband waveform, said signal processor including means for block coding the transmitted digital stream into symbols of 7, 11 or 13 sub-bits, recognition means for detecting particular significant patterns of sub-bits within said symbols, said recognition means including an analog delay line tapped at regular intervals corresponding to the time duration of one sub-bit of said symbols, means for algebraically and linearly summing the signal levels at a number of consecutive taps to detect correlation between received and expected sub-bit patterns, and means for the selection of one or the other of opposed polarities at each tap which represents the expected polarity of the corresponding sub-bit at the collection points of a voltage or current summing network, the improvement comprising:

means for the use of only the Barker pattern for the synchronization of sub-bit and symbol clocks at the beginning of each burst;

means for the transfer of further data by use of one-of-four patterns to carry two-bits of data information per symbol, or one-of-N patterns where N equals the decimal representation of the number of bits per symbol when three or more bits per symbol are coded; and

means for limiting sub-bit patterns within said symbols to those where there is a three sub-bit window in which there is no cross-correlation between allowed and possible patterns.

2. The baseband signal processor of claim 1 further including means for sensing of the expected sub-bit pattern by comparing the difference in level at the common junction of the summing network with the sum of other expected correlation patterns when more than one correlation pattern is possible.

3. The baseband signal processor of claim 1 further including means for integrating the differentially derived correlation signal for a time interval of one to three sub-bits before the accumulated time-current product is evaluated, where the time interval is defined by a particular count value of sub-bit clock intervals, and where the end of that interval is the measure of the instant at which the evaluation of said accumulated time-current product is evaluated, and where a subsequent count value is used to dispose of the accumulated charge and to diminish response to correlation peaks outside of the three sub-bit window.

4. The baseband signal processor of claim 1 further including means for utilizing more than one antenna, receiver transducer or correlator to quantify signal receptors in such a way that the better of these receptors contributes more energy to subsequent processing, where the data outputs of said more than one antenna, receiver transducer or correlator are voltage or current summed before the windowed integration operation, and where the synchronization pulses are summed before quantization.

5. The baseband signal processor of claim 1 further including means for sensing the initial synchronization pulses relative to the decayed amplitude of the previous synchronization pulse;

where the reference level is stored in a capacitor which is sequentially charged, diminished, used and recharged with controlled rate of discharge before use as a reference;

where the periodic symbol pulses, first from synchronization pattern and then from data, are averaged in a resonant circuit with sufficiently low loss that the oscillatory signal amplitude at the sub-bit rate decays to no less than half of the maximum amplitude for one symbol period after the maximum to provide continuing timing in the temporary absence of the normally continuing pulses and to average out perturbations in the timing of individual pulses; and

where the locally generated and also the received symbol timing are compared in a phase error detector to provide a control signal for a phase shifter to bring the locally generated clock into synchronization with the average of the received synchronization timing.

6. The baseband signal processor of claim 1 wherein that portion of the total system amplification between the level at which energy is received at the antenna and transducer input and the signal processor input and the point of correlation is small compared with the gain between the input levels and logic level necessary for digital processing.

7. The baseband signal processor of claim 1 wherein the 1-bit-per-symbol form of the signal, using only the Barker character with normal and inverted polarity, is utilized as a fall-back mode of communication when the channel coding with more than 1-bit-per symbol coding is unsuccessful, and where the 1-bit-per-symbol form of the signal is also used for maintenance messages to and from the signal processor independently of higher level processing.

8. The baseband signal processor of claim 1 wherein the 1-bit-per-symbol form of the signal is also used as an activation message for associated equipment which is quiescently unpowered.

9. The baseband signal processor of claim 1 further including the use of a block coded Non-Return-to-Zero waveform where all of the block codes used are either 3-out-of-7 or 4-out-of-7 1'"'"'s and therefore the Non-Return-to-Zero waveform contains no average direct current component, and where the average value of the output waveform for the synch and inverted synch is fed back to the negative reference input of a comparator.

10. The baseband signal processor of claim 1 further including a quiescent mode wherein only those circuits are powered that are necessary to receive, recognize and store the fact of receiving correlated synch pulses, and where the logic state of receive mode is entered upon receipt of a plurality of said pulses, and where the state of receive mode is used to power all signal processors and external circuits necessary for full receive function.

11. The baseband signal processor of claim 1 including a variable gain baseband amplifier controlled by feeding back the level of the received signal after correlation, utilizing a compressor mode where the range of the output is a fraction of the dynamic range of the input.

12. The baseband signal processor of claim 1 wherein the delay line utilizes an acoustic-propagation transmission line.

13. The baseband signal processor of claim 1 further including data comparators which are powered by a read pulse when the output is used.