×

Core organization and sense amplifier having lubricating current, active clamping and buffered sense node for speed enhancement for non-volatile memory

  • US 5,390,147 A
  • Filed: 03/02/1994
  • Issued: 02/14/1995
  • Est. Priority Date: 03/02/1994
  • Status: Expired due to Term
First Claim
Patent Images

1. A sense amplifier circuit connected to a semiconductor memory, comprising:

  • (a) data node means for receiving an electric current from a selected core memory cell indicative of its memory state;

    (b) sense node means for receiving an electric current from said data node means reflecting an electric current received by said data node means;

    (c) reference node means for receiving a reference current from a selected reference cell indicative of the state of said reference cell;

    (d) a reference current mirror circuit including first and second reference transistors, each reference transistor having respective base, drain, and source nodes, each of the source nodes of said reference transistors being connected to a selected supply voltage, the gate nodes of said first and second reference transistors being electrically connected to each other, the drain node of said first reference transistor being connected to said sense node means and the drain node of said second reference transistor being connected to its gate node and being provided with an electric current from said reference node means reflecting electric currents received by said reference node means, said reference current mirror circuit being effective for providing said sense node means with an electric reference current in proportion to electric current provided from said reference node means to said second reference transistor;

    (e) pass transistor means for limiting the voltage on said data node means, said pass transistor means having a source and a drain, said drain being connected to said sense node means, and said source being connected to said data node means; and

    (f) a lubrication current mirror circuit including first and second lubrication transistors, each of said lubrication transistors having respective gate, drain, and source nodes, each of the source nodes of said lubrication transistors being connected to a common node, the gate nodes of said first and second lubrication transistors being electrically connected to each other, the drain node of said first lubrication transistor being connected to said data node means and being provided with current from said data node means, the drain node of said first lubrication transistor being connected to its gate node and said data node means, said lubrication current mirror circuit being effective for providing said reference node means and said reference current mirror circuit with electric current in proportion to a lubrication current provided from said data node means to said first lubrication transistor, and said lubrication current mirror circuit being effective for providing a predetermined amount of electric current to said pass transistor means, whereby said pass transistor means remains open even in the absence of current flow from a core memory cell.

View all claims
  • 4 Assignments
Timeline View
Assignment View
    ×
    ×