Local area network bridge apparatus with dedicated packet filtering mechanism

• US 5,396,493 A
• Filed: 08/31/1993
• Issued: 03/07/1995
• Est. Priority Date: 08/31/1992
• Status: Expired due to Term

• Current Assignee: Kabushiki Kaisha Toshiba (Toshiba Corporation)
• Original Assignee: Kabushiki Kaisha Toshiba (Toshiba Corporation)
• Inventors: Sugiyama, Takashi
• Primary Examiner(s): MARCELO, MELVIN C
• Application Number:
  US08/113,905
• Time in Patent Office: 553 Days
• Field of Search: 370/17.60, 370/85.12, 370/85.13, 370/85.14, 370/85.15, 370/94.1, 340/825.05, 340/825.52
• US Class Current: 370/403
• CPC Class Codes: H04L 12/4625 Single bridge functionality, e.g. connection of two networks over a single bridge

Abstract

A local area network (LAN) bridge apparatus capable of carrying out the address learning and the packet filtering at a high speed, without requiring the program execution on the micro-processor for these purposes. The apparatus provides, besides the usual micro-processor and LAN controller, a dedicated mechanism including: a filtering address table (FAT) memory for registering FAT data containing a filtering address (FA); a FAT memory address generator for generating FAT memory addresses for specifying the FAT data in the FAT memory by compressing a sender address (SA) and a destination address (DA) of each packet transmitted from the LAN; an address learning circuit for obtaining the SA of each packet and registering the FAT data with the obtained SA as the FA in the FAT memory specified by the FAT memory address generated by the FAT memory address generator from the SA of each packet; a DA obtaining circuit for obtaining a DA from each packet; and a judging circuit for judging each packet as a packet to be discarded when the FA of the FAT data registered in the FAT memory specified by the FAT memory address generated by the FAT memory address generator from the DA of each packet coincides with the DA obtained by the DA obtaining circuit from each packet.

Claims

1. A local area network (LAN) bridge apparatus for interfacing at least two LANs, comprising:

at least one filtering address table (FAT) memory means having a plurality of entries for registering FAT data, each FAT data containing a filtering address (FA);

at least two filtering control units provided in correspondence to said at least two LANs, each filtering control unit including

FAT memory address generation means for generating FAT memory addresses for specifying the entries of the FAT memory means by compressing one of a sender address (SA) and a destination address (DA) of each packet transmitted from a corresponding one of said at least two LANs;

address learning means for obtaining the SA of each packet transmitted from the corresponding one of said at least two LANs, and registering the FAT data with the obtained SA as the FA In one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the SA of said each packet;

DA obtaining means for obtaining a DA from each packet transmitted from the corresponding one of said at least two LANs; and

judging means for judging a packet transmitted from the corresponding one of said at least two LANs as a packet to be discarded when the FA of the FAT data registered in one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the DA of said packet coincides with the DA obtained by the DA obtaining means from said packet;

at least two LAN controllers provided in correspondence to said at least two filtering control units, for discarding said packet judged as a packet to be discarded by the judging means of a corresponding one of said at least two filtering control units, and receiving a packet transmitted from the corresponding one of said at least two LANs which is not judged as a packet to be discarded by the judging means of the corresponding one of said at least two filtering control units; and

a micro-processor for controlling each of said at least two LAN controllers to relay each packet received by each of said at least two LAN controllers to the LANs other than the corresponding one of said at least two LANs;

wherein the FAT memory address generation means comprises a cyclic redundant check (CRC) circuit and the micro-processor specifies compression data used at the FAT memory address generation means in compressing one of the SA and the DA of each packet transmitted from the corresponding one of said at least two LANs in a form of a generator polynomial.

2. The apparatus of claim 1, wherein said at least one FAT memory means comprises at least two FAT memory means provided in correspondence to said at least two filtering control units.

3. The apparatus of claim 1, wherein said at least one FAT memory means comprises only one FAT memory means shared by said at least two filtering control units.

4. The apparatus of claim 3, wherein each FAT data further contains a LAN port number specifying one of said at least two LANs from which a packet with the SA coinciding with the FA of said each FAT data is transmitted.

5. The apparatus of claim 4, wherein the judging means judges a packet transmitted from the corresponding one of said at least two LANs as a packet to be discarded when the FA of the FAT data registered in one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the DA of said packet coincides with the DA obtained by the DA obtaining means for said packet, and the LAN port number of the FAT data registered in one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the DA of said packet coincides with the LAN port number for specifying the corresponding one of said at least two LANs.

6. The apparatus of claim 4, wherein the micro-processor controls each of said at least two LAN controllers to relay each packet received by each of said at least two LAN controllers to one of said at least two LANs specified by the LAN port number of the FAT data registered in one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the DA of said each packet.

7. The apparatus of claim 1, wherein each FAT data further contains a V bit indicating a validity of said each FAT data.

8. The apparatus of claim 7, wherein the judging means judges a packet transmitted from the corresponding one of said at least two LANs as a packet to be discarded when the FA of the FAT data registered in one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the DA of said packet coincides with the DA obtained by the DA obtaining means from said packet, and the V bit of the FAT data registered in one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the DA of said packet indicates that FAT data as valid.

9. The apparatus of claim 7, wherein each FAT data further contains an 0 bit indicating an occurrence of overlapping allocations of said each FAT data to two different nodes of said at least two LANs.

10. The apparatus of claim 9, wherein the judging means also sets the 0 bit of the FAT data registered in one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the DA of a packet to indicate the occurrence of overlapping allocations, when the FA of the FAT data registered in one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the DA from said packet does not coincide with the DA obtained by the DA obtaining means from said packet and the V bit of the FAT data registered in one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the DA of said packet indicates that FAT data as valid.

11. The apparatus of claim 9, wherein the micro-processor means invalidates all the entries of the FAT memory means when a number of the FAT data with the 0 bit indicating the occurrence of overlapping allocations in the FAT memory means exceeds a prescribed threshold.

12. The apparatus of claim 9, wherein the micro-processor specifies compression data used at the FAT memory address generation means in compressing the SA and the DA of each packet transmitted from the corresponding one of said at least two LANs, and changes the compression data to be specified when a number of the FAT data with the 0 bit indicating the occurrence of overlapping allocations in the FAT memory means exceeds a prescribed threshold.

13. The apparatus of claim 1, wherein each FAT data further contains an access count value indicating a period of time during which a packet with the SA coinciding with the FA of said each FAT data has not been transmitted from the corresponding one of said at least two LANs.

14. The apparatus of claim 13, wherein the FAT memory means invalidates the FAT data with the access count value exceeding a prescribed threshold.

15. The apparatus of claim 1, wherein the FAT memory address generation means generates the FAT memory addresses as CRC codes.

16. The apparatus of claim 1, further comprising a buffer for temporarily storing each packet received by each of said at least two LAN controllers before said each packet is relayed to the LANs other than the corresponding one of said at least two LANs.

17. A local area network (LAN) bridge apparatus for packet filtering packets transmitted from a LAN, comprising:

filtering address table (FAT) memory means having a plurality of entries for registering FAT data, each FAT data containing a filtering address (FA);

FAT memory address generation means for generating FAT memory addresses for specifying the entries of the FAT memory means by compressing one of a sender address (SA) and a destination address (DA) of each packet transmitted from the LAN;

address learning means for obtaining the SA of each packet transmitted from the LAN, and registering the FAT data with the obtained SA as the FA In one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the SA of said each packet;

DA obtaining means for obtaining a DA from each packet transmitted from the LAN;

judging means for judging a packet transmitted from the LAN as a packet to be discarded when the FA of the FAT data registered in one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the DA of said packet coincides with the DA obtained by the DA obtaining means from said packet;

a LAN controller for discarding said packet judged as a packet to be discarded by the judging means, and receiving a packet transmitted from the LAN which is not judged as a packet to be discarded by the judging means; and

a micro-processor for controlling the LAN controller to relay each packet received by the LAN controller to another LAN;

wherein the FAT memory address generation means comprises a cyclic redundant check (CRC) circuit and the micro-processor specifies compression data used at the FAT memory address generation means in compressing one of the SA and the DA of each packet transmitted from the corresponding one of said at least two LANs in a form of a generator-polynomial.

18. A local area network (LAN) bridge apparatus for stripping of packets transmitting in a ring type LAN, comprising:

filtering address table (FAT) memory means having a plurality of entries for registering FAT data, each FAT data containing a filtering address (FA);

FAT memory address generation means for generating FAT memory addresses for specifying the entries of the FAT memory means by compressing a sender address (SA) of each packet transmitting in the ring type LAN;

address learning means for obtaining the SA of each packet transmitted into the ring type LAN, and registering the FAT data with the obtained SA as the FA in one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the SA of said each packet;

SA obtaining means for obtaining a SA from each packet transmitting in the ring type LAN;

judging means for judging a packet transmitting in the ring type LAN as a packet to be stripped when the FA of the FAT data registered in one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the SA of said packet coincides with the SA obtained by the SA obtaining means from said packet;

a LAN controller for stripping said packet judged as a packet to be stripped by the judging means; and

a micro-processor for controlling the LAN controller to relay each packet received by the LAN controller;

wherein the FAT memory address generation means comprises a cyclic redundant check (CRC) circuit and the micro-processor specifies compression data used at the FAT memory address generation means in compressing the SA of each packet transmitted from the corresponding one of said at least two LANs in a form of a generator polynomial.

19. A local area network (LAN) bridge apparatus for interfacing at least two LANs, comprising:

at least one filtering address table (FAT) memory means having a plurality of entries for registering FAT data, each FAT data containing a filtering address (FA);

at least two filtering control units provided in correspondence to said at least two LANs, each filtering control unit including;

FAT memory address generation means for generating FAT memory addresses for specifying the entries of the FAT memory means by compressing one of a sender address (SA) and a destination address (DA) of each Packet transmitted from a corresponding one of said at least two LANs;

address learning means for obtaining the SA of each packet transmitted from the corresponding one of said at least two LANs, and registering the FAT data with the obtained SA as the FA in one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the SA of said each packet;

DA obtaining means for obtaining a DA from each packet transmitted from the corresponding one of said at least two LANs; and

judging means for judging a packet transmitted from the corresponding one of said at least two LANs as a packet to be discarded when the FA of the FAT data registered in one of the entries of the FAT memory means specified by the FAT memory address generated by the FAT memory address generation means from the DA of said packet coincides with the DA obtained by the DA obtaining means from said packet;

at least two LAN controllers provided in correspondence to said at least two filtering control units, for discarding said packet judged as a packet to be discarded by the judging means of a corresponding one of said at least two filtering control units, and receiving a packet transmitted from the corresponding one of said at least two LANs which is not judged as a packet to be discarded by the judging means of the corresponding one of said at least two filtering control units; and

a micro-processor for controlling each of said at least two LAN controllers to relay each packet received by each of said at least two LAN controllers to the LANs other than the corresponding one of said at least two LANs;

wherein said at least one FAT memory means comprises only one FAT memory means shared by said at least two filtering control units.