×

Computer subsystem reset by address dependent RC discharge

  • US 5,398,265 A
  • Filed: 05/16/1994
  • Issued: 03/14/1995
  • Est. Priority Date: 11/10/1988
  • Status: Expired due to Fees
First Claim
Patent Images

1. A computer system having means for selectively resetting a particular subsystem in response to a condition of the particular subsystem, said computer system including,a system bus having a multibit address bus,a plurality of subsystems connected to said bus, each subsystem being addressable by said address bus, wherein each subsystem includes a subsystem address decoder and a subsystem reset circuit for generating a subsystem reset signal, said subsystem reset circuit having a distinct subsystem reset circuit address and being responsive to a first signal from said subsystem address decoder;

  • a system master for addressing said subsystems over said address bus,said means for selectively resetting a particular subsystem, comprising;

    wherein, in response to a condition of the particular subsystem, said system master places said subsystem reset circuit address on said address bus for selected time intervals said system master operating independently of any response from said subsystem;

    wherein said subsystem address decoder decodes said subsystem reset circuit address and generates said first signal containing a plurality of timing intervals;

    wherein said subsystem reset circuit generates a reset signal in response to said first signal being applied for a particular number of intervals;

    wherein said system master creates a waveform signal at the subsystem reset address and subsystem address decoder in response to the timing intervals created by said system master'"'"'s generation of the address signal;

    wherein said subsystem address decoder decodes said subsystem reset address and generates said first signal for a plurality of timing intervals and timing durations independent of a response signal to said system master for each of the plurality of timing intervals and timing durations;

    wherein said system master operates independently from any response from the subsystem to validate the address bus transaction for an independent subsystem reset;

    wherein said subsystem reset circuit generates a waveform signal of incrementally decreasing or increasing voltage in response to said first signal being applied for a predetermined number of intervals and a predetermined timing interval duration; and

    wherein said subsystem reset circuit decodes said waveform signal to cause said subsystem to reset itself in response to said first signal being applied for a predetermined number and predetermined duration of intervals.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×