Non-conductive end layer for integrated stack of IC chips
First Claim
1. An integrated stack of layers which form a three-dimensional structure having an access plane, and containing embedded integrated circuitry (IC), comprising:
- a plurality of layers which are IC chips, each IC chip having an edge forming part of the access plane, on which a multiplicity of electrical leads are accessible;
a cap layer at one end of the stack, which constitutes an insulating layer, and which has (a) a plurality of holes extending between its inner surface and its outer surface, and (b) a plurality of terminals at the access plane;
a plurality of traces next to the inner surface of the cap layer, each leading from one or more of the holes to one or more of the access plane terminals;
a plurality of cap layer terminals on the outer surface of the cap layer each leading to one or more of the holes;
conducting material extending through each hole to electrically connect the desired trace to the desired cap layer terminal; and
conducting material on the access plane connecting each access plane terminal of the cap layer to one or more leads on one or more IC chips.
7 Assignments
0 Petitions
Accused Products
Abstract
An integrated stack of layers incorporating a plurality of IC chip layers has an end layer which is formed of dielectric material (or covered with such material). The outer surface of the end layer provides a substantial area for the spaced location of a multiplicity of lead-out terminals, to which exterior circuitry can be readily connected. In the preferred embodiment, each lead-out terminal on the outer surface of the end layer is connected to IC circuitry embedded in the stack by means of conducting material in a hole through the end layer, and a conductor (trace) on the inner surface of the end layer which extends from the hole to the edge of the end layer, where it is connected by a T-connect to metalization on the access plane face of the stack.
142 Citations
20 Claims
-
1. An integrated stack of layers which form a three-dimensional structure having an access plane, and containing embedded integrated circuitry (IC), comprising:
-
a plurality of layers which are IC chips, each IC chip having an edge forming part of the access plane, on which a multiplicity of electrical leads are accessible; a cap layer at one end of the stack, which constitutes an insulating layer, and which has (a) a plurality of holes extending between its inner surface and its outer surface, and (b) a plurality of terminals at the access plane; a plurality of traces next to the inner surface of the cap layer, each leading from one or more of the holes to one or more of the access plane terminals; a plurality of cap layer terminals on the outer surface of the cap layer each leading to one or more of the holes; conducting material extending through each hole to electrically connect the desired trace to the desired cap layer terminal; and conducting material on the access plane connecting each access plane terminal of the cap layer to one or more leads on one or more IC chips. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. An integrated stack of layers which form a three dimensional structure having an access plane, and containing embedded integrated circuitry (IC), comprising:
-
a plurality of layers which are IC chips, each IC Chip extending to the access plane, and each having a multiplicity of electrical leads at the access plane; a cap layer at one end of the stack, which constitutes an insulating layer and which is not an IC chip; terminals on the outer surface of the cap layer which are adapted to be connected to external circuitry; conductors on the access plane which form T-connects with the electrical leads on the IC chip layers; and flat metallic conductors on the cap layer which contact the conductors on the access plane and which lead to the respective terminals on the outer surface of the cap layer. - View Dependent Claims (13, 14, 15, 16, 17)
-
-
18. The method of fabricating an electronic package which comprises:
-
stacking and securing together a plurality of IC chips, each chip having embedded IC circuitry and each having leads which extend to the chip edge, the lead-carrying edges of the chips constituting a stack access plane; forming an insulated end layer having a flat inner surface and a flat outer surface; forming holes extending through the end layer; forming conductors next to the inner surface of the end layer, each of which is adapted to connect a hole to the access plane of the stack; forming terminals on the outer surface of the end layer, each of which terminals is connected to a hole; forming conductors which extend through the holes in the end layer, in order to provide continuous electrical conduction from each terminal to the access plane of the stack; combining the end layer with the plurality of IC chips; and forming an integrated stack which includes the end layer. - View Dependent Claims (19, 20)
-
Specification