Field effect transistor with switchable body to source connection

• US 5,430,403 A
• Filed: 09/20/1993
• Issued: 07/04/1995
• Est. Priority Date: 09/20/1993
• Status: Expired due to Term

• Current Assignee: Micrel Incorporated (Microchip Technology Incorporated)
• Original Assignee: Micrel Incorporated (Microchip Technology Incorporated)
• Inventors: Moyer, James C., Bittner, Harry J.
• Primary Examiner(s): Sikes, William L.
• Assistant Examiner(s): NGUYEN, TIEP HUU
• Application Number:
  US08/124,133
• Time in Patent Office: 652 Days
• Field of Search: 307/304, 307/303.2, 307/303, 307/303.1, 307/296.2, 307/243, 328/104, 328/154
• US Class Current: 327/565
• CPC Class Codes: H01L 27/088 the components being field-effect transistors with insulated gate
• CPC Class Codes: H01L 29/0878 Impurity concentration or distribution
• CPC Class Codes: H01L 29/1087 characterised by the contact structure of the substrate region, e.g. for controlling or preventing bipolar effect
• CPC Class Codes: H01L 29/42368 the thickness being non-uniform
• CPC Class Codes: H01L 29/78 with field effect produced by an insulated gate H01L29/7725, H01L29/775, H01L29/778 take precedence
• CPC Class Codes: H01L 29/7816 Lateral DMOS transistors, i.e. LDMOS transistors
• CPC Class Codes: H03K 17/08142 in field-effect transistor switches
• CPC Class Codes: H03K 17/693 Switching arrangements with several input- or output-terminals, e.g. multiplexers, distributors logic circuits H03K19/00; code converters H03M5/00, H03M7/00
• CPC Class Codes: H03K 2217/0018 Special modifications or use of the back gate voltage of a FET

Abstract

To avoid forward biasing the diodes within an N-channel transistor, the body and source of the N-channel transistor are switchably connected via a high-voltage FET. The gates of the N-channel transistor and high-voltage transistor are connected together so that both transistors are on or off simultaneously. When both transistors are on, the high-voltage transistor shorts the body and source of the N-channel transistor. When both transistors are off, the body and source of the N-channel transistor are disconnected and a third transistor couples the body to a reference potential. The N-channel transistor and high voltage transistor share a common body in a semiconductor substrate. The source of the N-channel transistor provides an output terminal for the circuit. A number of these devices, each connected to a different supply voltage, can be connected to the same output terminal and selectively energized to form a voltage multiplexer.

Claims

1. A circuit comprising:

a first field effect transistor (FET) having a first region of a first conductivity type, a second region of said first conductivity type, a body region of a second conductivity type between said first region and said second region, and a gate formed overlying said body region between said first region and said second region, wherein said second region is connected to a first voltage and said first region is connected to an output terminal of said circuit; and

a second transistor connected between said first region and said body region of said first FET,

a control terminal of said second transistor being connected to said gate of said first FET such that said first FET and said second transistor are simultaneously conductive or non-conductive.

2. The circuit of claim 1 wherein said first FET is an N-channel FET.

3. The circuit of claim 1 wherein said second transistor is a lateral double-diffused metal oxide semiconductor (LDMOS) FET.

4. The circuit of claim 1 wherein said second transistor is a self-aligned double-diffused metal oxide semiconductor (DMOS) FET.

5. The circuit of claim 1 wherein said second transistor is a lateral P-channel metal oxide semiconductor (PMOS) FET.

6. The circuit of claim 1 wherein said second transistor has a higher breakdown voltage than said first FET.

7. A circuit comprising:

a first field effect transistor (FET) having a first region of a first conductivity type, a second region of said first conductivity type, a body region of a second conductivity type between said first region and said second region, and a gate formed overlying said body region between said first region and said second region;

a second transistor connected between said first region and said body region of said first FET, a control terminal of said second transistor being connected to said gate of said first FET such that said first FET and said second transistor are simultaneously conductive or non-conductive; and

a third transistor connected between said body region of said first FET and a reference voltage, said third transistor having a control terminal coupled to said gate of said first FET such that said third transistor is made conductive only when said first FET is non-conductive.

8. The circuit of claim 7 wherein said second transistor has a higher breakdown voltage than said first FET.

9. The circuit of claim 7 further comprising:

a second FET substantially identical to said first FET, said second FET having a first region of said first conductivity type, a second region of said first conductivity type, a body region of said second conductivity type between said first region and said second region, and a gate formed overlying said body region between said first region and said second region; and

a fourth transistor substantially identical to said second transistor, said fourth transistor being connected between said first region and said body region of said second FET, a control terminal of said fourth transistor being connected to said gate said second FET such that said second FET and said fourth transistor are simultaneously conductive or non-conductive,

said first region of said second FET being connected to said first region of said first FET, said second region of said second FET being connected to a voltage which is different from a voltage connected to said second region of said first FET for forming a voltage multiplexer.

10. A circuit comprising:

a first field effect transistor (FET) having a first region of a first conductivity type, a second region of said first conductivity type, a body region of a second conductivity type between said first region and said second region, and a gate formed overlying said body region between said first region and said second region; and

a second transistor connected between said first region and said body region of said first FET, a control terminal of said second transistor being connected to said gate of said first FET such that said first FET and said second transistor are simultaneously conductive or non-conductive,

wherein an output terminal of said circuit is connected to said first region, and said second region is connected to a first supply voltage, said output terminal having applied to it a voltage higher than said first supply voltage when said first FET is in a non-conductive state.

11. The circuit of claim 10 further comprising:

a second FET having a first region connected to said output terminal of said circuit, and having a second region connected to a second supply voltage,

whereby control voltages applied to respective gates of said first FET and said second FET control said first FET to apply said first supply voltage to said output terminal or control said second FET to apply said second supply voltage to said output terminal so that said circuit operates as a voltage multiplexer.

12. The circuit of claim 10 wherein said second transistor has a higher breakdown voltage than said first FET.

13. The circuit of claim 10 further comprising:

a second FET substantially identical to said first FET, said second FET having a first region of said first conductivity type, a second region of said first conductivity type, a body region of said second conductivity type between said first region and said second region, and a gate formed overlying said body region between said first region and said second region; and

a fourth transistor substantially identical to said second transistor, said fourth transistor being connected between said first region and said body region of said second FET, a control terminal of said fourth transistor being connected to said gate of said second FET such that said second FET and said fourth transistor are simultaneously conductive or non-conductive,

said first region of said second FET being connected to said first region of said first FET, said second region of said second FET being connected to a voltage which is different from a voltage connected to said second region of said first FET for forming a voltage multiplexer.

14. A circuit comprising:

a first field effect transistor (FET) having a first region of a first conductivity type, a second region of said first conductivity type, a body region of a second conductivity type between said first region and said second region, and a gate formed overlying said body region between said first region and said second region; and

a second transistor connected between said first region and said body region of said first FET,

a control terminal of said second transistor being connected to said gate of said first FET such that said first FET and said second transistor are simultaneously conductive or non-conductive,

wherein said first region and said second region are formed in said body region of said second conductivity type, said body region formed within a semiconductor material of said first conductivity type, said second transistor comprising a double-diffused MOS transistor having a third region of said first conductivity type formed in said body region, a portion of said body region forming a channel for said second transistor.

15. The circuit of claim 14 wherein said second transistor has a fourth region of a first conductivity type formed in said semiconductor material of said first conductivity type outside of said body region.

16. The circuit of claim 14 wherein said second transistor has a higher breakdown voltage than said first FET.

17. The circuit of claim 14 further comprising:

a second FET substantially identical to said first FET, said second FET having a first region of said first conductivity type, a second region of said first conductivity type, a body region of said second conductivity type between said first region and said second region, and a gate formed overlying said body region between said first region and said second region; and

a fourth transistor substantially identical to said second transistor, said fourth transistor being connected between said first region and said body region of said second FET, a control terminal of said fourth transistor being connected to said gate of said second FET such that said second FET and Said fourth transistor are simultaneously conductive or non-conductive,

said first region of said second FET being connected to said first region of said first FET, said second region of said second FET being connected to a voltage which is different from a voltage connected to said second region of said first FET for forming a voltage multiplexer.

18. A circuit comprising:

a first field effect transistor (FET) having a first region of a first conductivity type, a second region of said first conductivity type, a body region of a second conductivity type between said first region and said second region, and a gate formed overlying said body region beween said first region and said second region;

a second transistor connected between said first region and said body region of said first FET,

a control terminal of said second transistor being connected to said gate of said first FET such that said first FET and said second transistor are simultaneously conductive or non-conductive;

a second FET substantially identical to said first FET, said second FET having a first region of said first conductivity type, a second region of said first conductivity type, a body region of said second conductivity type between said first region and said second region, and a gate formed overlying said body region between said first region and said second region; and

a third transistor substantially identical to said second transistor, said third transistor being connected between said first region and said body region of said second FET, a control terminal of said third transistor being connected to said gate of said second FET such that said second FET and said third transistor are simultaneously conductive or non-conductive,

said first region of said second FET being connected to said first region of said first FET, said second region of said second FET being connected to a voltage which is different from a voltage connected to said seccond region of said first FET for forming a voltage multiplexer.