Semiconductor memory device
First Claim
1. In a dynamic random access memory device including a semiconductor substrate, a storage capacitor for storing charges in said semiconductor substrate, and a transfer transistor having gate, source and drain for transferring the charges to said storage capacitor, said memory device comprising:
- trench means for forming a capacitor region extending vertically from the surface of and into said substrate, said trench means having an upper portion, and a lower portion formed continuously below said upper portion, said lower portion being narrower than said upper portion, and said upper portion having side-walls being masked to prevent penetration of dopants;
first dopant means for forming one electrode of said capacitor region, said first dopant means comprising impurities doped into side-walls of said lower portion of said trench means;
second dopant means formed in the substrate outside and adjacent to said first dopant means, for increasing charge storage in said capacitor region, said second dopant means surrounding and isolating said first dopant means from the surface of said substrate, said first and second dopant means being spaced-apart from the surface of said substrate;
conducting means for storing a charge corresponding to a voltage given, said conducting means being formed in said trench means;
dielectric means formed between said trench means and said conducting means to serve as an insulator of said capacitor region; and
connecting means for connecting said conducting means with said transfer transistor to transfer the charge to said capacitor region.
0 Assignments
0 Petitions
Accused Products
Abstract
There is disclosed a memory cell made with a semiconductor substrate for mounting integrated circuit elements, and having a trench for forming a capacitor region extending vertically to the surface of the substrate. In the substrate region around the trench is formed a cell plate region of second conductivity type for forming a charge storage region within the capacitor region. A high concentration semiconductor region of the same conductivity type as the substrate is formed in the substrate region outside the cell plate region to increase the charge stored in the capacitor region. A conducting material stores charge responding to the voltage given within the trench. A dielectric layer is formed between the conducting material and the cell plate.
59 Citations
36 Claims
-
1. In a dynamic random access memory device including a semiconductor substrate, a storage capacitor for storing charges in said semiconductor substrate, and a transfer transistor having gate, source and drain for transferring the charges to said storage capacitor, said memory device comprising:
-
trench means for forming a capacitor region extending vertically from the surface of and into said substrate, said trench means having an upper portion, and a lower portion formed continuously below said upper portion, said lower portion being narrower than said upper portion, and said upper portion having side-walls being masked to prevent penetration of dopants; first dopant means for forming one electrode of said capacitor region, said first dopant means comprising impurities doped into side-walls of said lower portion of said trench means; second dopant means formed in the substrate outside and adjacent to said first dopant means, for increasing charge storage in said capacitor region, said second dopant means surrounding and isolating said first dopant means from the surface of said substrate, said first and second dopant means being spaced-apart from the surface of said substrate; conducting means for storing a charge corresponding to a voltage given, said conducting means being formed in said trench means; dielectric means formed between said trench means and said conducting means to serve as an insulator of said capacitor region; and connecting means for connecting said conducting means with said transfer transistor to transfer the charge to said capacitor region. - View Dependent Claims (2, 3, 4, 5)
-
-
6. In a dynamic random access memory device comprising a plurality of dynamic random access memory cells having a semiconductor substrate, a storage capacitor for storing charges, and a transfer transistor having gate, source and drain for transferring the charges to said storage capacitor, said memory device comprising:
-
trench means for forming a capacitor region extending vertically from the surface of and into said substrate, said trench means having an upper portion, and a lower portion formed continuously below said upper portion, said lower portion being narrower than said upper portion, and said upper portion having side-walls being masked to prevent penetration of dopants; first dopant means for forming one electrode of said capacitor region, said first dopant means comprising impurities doped into side-walls of said lower portion of said trench means; second dopant means formed in the substrate adjacent to and outside of said first dopant means, for increasing charge storage in said capacitor region, said second dopant means surrounding and isolating said first dopant means from the surface of said substrate, and both of said first and second dopant means being spaced-apart from the surface of said substrate; conducting means for storing a charge corresponding to a voltage given, said conducting means being formed in said trench means; dielectric means formed between said trench means and said conducting means to serve as an insulator of said capacitor region; connecting means for connecting said conducting means with said transfer transistor to transfer the charge to said capacitor region; and well means having the same conductivity type as said first dopant means connected with said first dopant means of a dynamic random access memory cell adjacent to one end of an array of said plurality of random access memory cells. - View Dependent Claims (7, 8, 9, 10, 11)
-
-
12. A dynamic random access memory device, comprising:
-
a semiconductor substrate; transfer transistor means having a gate, source and drain, for transferring charges; trench means for forming a capacitor region extending vertically from the surface of and into said substrate, said trench means having an upper portion, and a lower portion formed continuously below said upper portion, said lower portion being narrower than said upper portion, and said upper portion having side-walls being masked to prevent penetration of dopants; first dopant means for forming a first electrode for said capacitor region, said first dopant means comprising impurities doped into side-walls of said lower portion of said trench means; second dopant means formed in the substrate outside of and adjacent to said first dopant means, for increasing charge storage in said capacitor region, said second dopant means surrounding and isolating said first dopant means from the surface of said substrate, and both said first and second dopant means being spaced-apart from the surface of said substrate; storage means for storing a charge in response to a given voltage, said storage means being formed in said trench means; dielectric means formed between said trench means and said storage means to serve as an insulator of said capacitor region; and connecting means for connecting said storage means with said transfer transistor means. - View Dependent Claims (13, 14, 15)
-
-
16. A dynamic random access memory device and a transfer transistor having gate, source and drain regions for transferring electric charges to a storage capacitor, said memory device comprising:
-
trench means for forming a capacitor region extending vertically from the surface of a substrate into said substrate, said trench means having an upper portion, and a lower portion formed continuously below said upper portion, said lower portion being narrower than said upper portion, and said upper portion having side-walls being masked to prevent penetration of dopants; first dopant means for forming one electrode of said capacitor region, said first dopant means comprising impurities doped into side-walls of said lower portion of said trench means; second dopant means disposed in the substrate outside of and adjacent to said first dopant, for increasing charge storage in said capacitor region, said second dopant means surrounding and isolating said first dopant means from the surface of said substrate, said first and second dopant means being spaced-apart from the surface of said substrate; conducting means for storing a charge corresponding to a voltage given, said conducting means being formed in said trench means; and dielectric means formed between said trench means and said conducting means to serve as an insulator of said capacitor region. - View Dependent Claims (17, 18, 19)
-
-
20. A semiconductor device, comprising:
-
a substrate of a material having a first type conductivity; trench means for forming a capacitor region extending vertically from one surface of and into said substrate, said trench means having an upper portion, and a lower portion formed continuously below said upper portion, said lower portion being narrower than said upper portion, and said upper portion having side-walls being masked to prevent penetration of dopants; first dopant means of a second type conductivity, for forming one electrode of said capacitor region, formed in the substrate, into side-walls of said lower portion of said trench means; second dopant means of said first type conductivity formed in the substrate outside of and adjacent to said first dopant means, for reducing leakage current, said second dopant means surrounding and isolating vertical portions of said first dopant means from the material of said substrate having said first type conductivity; conducting means for storing a charge, formed within said trench means; dielectric means for isolating said conducting means from said first dopant means, disposed between said conducting means and said first dopant means; and means for connecting said conducting means to other regions of the semiconductor device. - View Dependent Claims (21, 22, 23, 24, 25, 26, 27, 28, 29)
-
-
30. A semiconductor device, comprising:
-
a substrate of a material having a first type conductivity; a plurality of trenches for forming a plurality of discrete capacitor regions arranged in an array with each of said trenches extending vertically from one surface of and into said substrate, each of said trenches having an upper portion, and a lower portion formed continuously below said upper portion, said lower portion being narrower than said upper portion, and said upper portion having side-wall being masked to prevent penetration of dopants; first dopant means of a second type conductivity disposed in the substrate, into side-walls of said lower portion of each of said trenches, for forming a first electrode for each of said capacitor regions; second dopant means of said first type conductivity formed in the substrate adjacent to and around outside surfaces of said first dopant means oriented vertically to said one surface of said substrate, for reducing leakage current, said second dopant means surrounding and isolating said vertically oriented surfaces of said first dopant means from said material of said substrate having said first type conductivity, said first and second dopant means being spaced-apart from said one surface of said substrate, and said first dopant means extending beneath said second dopant means and adjoining said material of said substrate having said first type conductivity in a volume of said substrate vertically beneath and separated from said one surface of said substrate by each of said trenches; conducting means for storing a charge, disposed within each of said trenches, for forming a second electrode for each of said capacitor regions; dielectric means for isolating said conducting means from said first dopant means within each of said trenches, disposed between said conducting means and said first dopant means; and means for connecting said conducting means to other regions of the semiconductor device and for transferring charges between said capacitor regions. - View Dependent Claims (31, 32)
-
-
33. A semiconductor memory device, comprising:
-
a substrate of a first type conductivity; a trench for forming a capacitor region extending from one surface of and into said substrate, said trench having an upper portion and a lower portion narrower than said upper portion; first dopant means of a second type conductivity, for forming a first electrode of said capacitor region, formed in the substrate and around said lower portion of said trench; second dopant means of said first type conductivity, for reducing leakage current, formed in the substrate, outside of, adjacent to, and substantially enclosing said first dopant means; conducting means for storing a charge, disposed within said trench, for forming a second electrode of said capacitor region; dielectric means disposed between said conducting means and said first dopant means, for isolating said conducting means from said first dopant means; and means for connecting said conducting means to other regions of the semiconductor memory device. - View Dependent Claims (34)
-
-
35. A semiconductor memory device comprising a substrate, a storage capacitor for storing charges in said substrate, and a transfer transistor having a gate, source and drain regions for transferring the charges to said storage capacitor, said semiconductor memory device comprising:
-
a trench for forming said storage capacitor extending vertically from the surface of and into said substrate, said trench having an upper portion, and a lower portion narrower than said upper portion, said upper portion having sidewalls being masked to prevent penetration of dopants; first dopant means for forming a first electrode of said storage capacitor, said first dopant means comprising impurities of a first conductivity type doped into sidewalls of said lower portion of said trench; second dopant means for blocking leakage current and preventing crosstalk between said first dopant means and said source region of said transfer transistor, said second dopant means comprising impurities of a second conductivity type doped in the substrate, and formed outside of and adjacent to said first dopant means to substantially enclose said first dopant means and isolate said first dopant means from the surface of said substrate for enabling an increase of charge storage in said storage capacitor; conducting means disposed within said trench, for forming a second electrode of said storage capacitor to store said charges corresponding to a given voltage transferred by said transfer transistor; dielectric means formed on sidewalls of said trench means and disposed between said conducting means and said first dopant means, for serving as an insulator of said storage capacitor; and connecting means for connecting said conducting means with said source region of said transfer transistor to transfer the charges to said storage capacitor. - View Dependent Claims (36)
-
Specification