Method for reducing the number of bits in a binary word representing a series of addresses

• US 5,481,687 A
• Filed: 12/23/1992
• Issued: 01/02/1996
• Est. Priority Date: 12/23/1991
• Status: Expired due to Term

• Current Assignee: Alcatel NV (Nokia Corporation)
• Original Assignee: Alcatel NV (Nokia Corporation)
• Inventors: Goubert, Jozef A. O., Wulleman, Raymond D. A., Therasse, Yves, Pauwels, Bart J. G.
• Primary Examiner(s): WHITFIELD, MICHAEL
• Application Number:
  US07/995,973
• Time in Patent Office: 1,105 Days
• Field of Search: 395/400, 395/200, 341/50, 341/51, 341/106, 370/92, 370/93, 370/95.1, 370/85.13, 370/58.2, 370/60
• US Class Current: 711/212
• CPC Class Codes: H04L 49/3009 Header conversion, routing tables or routing tags
• CPC Class Codes: H04L 49/3081 ATM peripheral units, e.g. policing, insertion or extraction
• CPC Class Codes: H04L 49/309 Header conversion, routing tables or routing tags
• CPC Class Codes: H04Q 11/0478 Provisions for broadband connections

Abstract

A method for reducing the number of bits in a binary word (AI) which represent a series of addresses, called initial addresses, having a first step (E1) which successively extracts from each initial address (AI) at least one bit (C1) with a fixed rank; forms (1) an address called the selection address (AS) from each bit or bits (C1); extracts from each initial address (AI) a series of bits (C3, C6) using a format (M1i) selected from multiple predetermined first formats (M11, M12, M13, M14), as a function of the selection address; forms (2) with this series of bits (C3, C6) a binary word called the first relative address (AV1); and adds this first relative address to an address called the predetermined basic address (AB(M1i)) associated with the format (M1i) selected to determine this first relative address so as to obtain an address called the first reduced address (AT1) having a smaller number of bits than the initial address (AI); and wherein the basic address (AB(M1 i)) associated with the one (M1i) in the first formats, consists of successively considering the first formats; taking 0 for the basic address associated with the first format considered from the first formats; and taking for the value of each basic address associated respectively with the other first formats, the sum of the last basic address determined for the previously considered first formats, and the maximum relative address value which can be obtained using the last previously considered first format incremented by one unit.

Claims

1. A method for reducing the number of bits in an initial address digital signal (AI) which represents a series of addresses, the method having at least a first step (E1) which consists successively of:

extracting from each initial address digital signal (AI) at least one partial initial address digital signal (C1);

forming a selection address digital signal (AS) from partial initial address digital signal (C1);

extracting from each initial address digital signal (AI) a masked partial address digital signal (C3, C6) using a mask format digital signal (M1,i) selected from multiple predetermined first mask format digital signals (M1,1;

M1,2;

M1,3;

M1,4) as a function of the selection address digital signal (AS);

forming from the masked partial address digital signal (C3, C6) a first relative address digital signal (AV1); and

adding the first relative address digital signal (AV1) to a predetermined basic address digital signal (AB(M1,i)) associated with the mask format digital signal (M1,i) selected to determine the first relative address digital signal (AV1), for providing a first reduced address digital signal (AT1) with a smaller number of bits than the one in the initial address digital signal (A1); and

determining the predetermined basic address digital signal (AB(M1,i)) associated with the mask format digital signal (M1,i) by;

taking logical "0" value for the predetermined basic address digital signal (AB(M1,i) associated with the first mask format signal (M1,i) a maximum first relative address value which can be obtained using the first reduced address digital signal (AT1) incremented by one unit; and

determining a successive reduced address digital signal (AT(j)); and

successively taking for a logical value of each successive predetermined basic address digital signal (AB(Mj,k)) associated respectively with a successive mask format digital signal (Mj,k), a sum of a previous predetermined basic address digital signal (AB(Mj-1,k)) determined for a previous reduced address digital signal AT(j-1) and a maximum relative address value which can be obtained using the previous reduced address digital signal AT(j-1) incremented by one unit.

2. A method according to claim 1, wherein the method also includes n-1 successive steps, where n is at least equal to 2;

and in that a jth step, where j ranges between 2 and n, consists of;

extracting from each initial address digital signal (AI) a jth series of digital signals (C2, C4) using the successive mask format digital signal (Mj,k) selected from multiple predetermined jth format digital signals such that the jth series of digital signals (C2, C4) has a smaller number of bits than the number of bits in the previous reduced address digital signal (AT(j-1)) provided by the j-1th step, a selected successive mask format digital signal (Mj,k) being determined using the previous reduced address digital signal (AT(j-1)) provided by the j-1th step;

forming a jth relative address digital signal (AVj) with the jth series of digital signals (C2, C4); and

adding the jth relative address digital signal (AVj) and the predetermined basic address digital signal (AB(Mj,k)) associated with the selected successive mask format digital signal (Mj,k) to obtain a jth reduced address digital signal (ATj) which replaces the initial address digital signal (AI) and has a number of bits smaller than that of the j-1th reduced address digital signal (AT(j-1));

and determining the predetermined basic address digital signal (AB(Mj,k)) associated with one of the selected successive mask format digital signal (Mj,k) in a jth format by;

taking a logical value "0" for the predetermined basic address digital signal (AB(Mj,k)) associated with a first selected successive mask format digital signal (Mj,k) considered from the jth format; and

taking for the logical value of each address digital signal (AB(Mj,k)), respectively with other jth formats, the sum of a last basic address digital signal (AB(Mj,k)) determined for a previously considered jth format, and a maximum relative address value which can be obtained using the jth format incremented by one unit.

3. A method as claimed in claim 2 for reducing the number of bits in an initial address (AI'"'"') formed by a link number and an asynchronous time division multiplexing transmission cell header, where the header includes a virtual radial link identification field digital signal (VPI), a virtual channel identification field digital signal (VCI), and a channel attribute field digital signal (CA), each radial link being a set of channels, the method further comprising at least two steps (E'"'"'1, E'"'"'2), as follows:

forming each selection address digital signal (AS'"'"') by extracting from each initial address digital signal (AI'"'"') the link number digital signal (LI);

forming each first relative address digital signal (AT'"'"'1) by extracting from each initial address digital signal (AI'"'"') a series of radial link identification digital signals (n0, n2) which belong to the radial link identification field digital signal (VPI);

determining a first basic addresses digital signal (AB1'"'"') associated respectively with a first format digital signal (MF1'"'"') which correspond respectively to a selection address digital signal (AS'"'"') by directly joining the selection address digital signal (AS'"'"') with lesser significance bits having a logical value "0" (0000

     0000); and

forming each second relative address digital signal (AV'"'"'2) by extracting from each initial address digital signal (AI'"'"') a series of virtual channel identification digital signals (n3, n5) which belong to the virtual channel identification field digital signal (VCI).

4. A method according to claim 3, wherein the method also includes a third step (E3'"'"') of forming each third relative address digital signal (AV3'"'"') by extracting from each initial address digital signal (AI'"'"') a series of channel attribute digital signals (b1, b2) from the channel attribute field digital signal (CA).

5. A method in an asynchronous time division multiplexing telecommunication network for reducing a number of bits in an initial address digital signal (AI) which represents a series of addresses into at least one reduced address digital output signal (AT1) that forms a read-write address for a translation table, the method having at least a first step (E1) which consists successively of:

extracting from each initial address digital signal (AI) at least one partial initial address digital signal (C1);

forming a selection address digital signal (AS) from partial initial address digital signal (C1);

extracting from each initial address digital signal (AI) a masked partial address digital signal (C3, C6) using a mask format digital signal (M1,i) selected from multiple predetermined first mask format digital signals (M1,1;

M1,2;

M1,3;

M1,4) as a function of the selection address digital signal (AS);

forming from the masked partial address digital signal (C3, C6) a first relative address digital signal (AV1); and

adding the first relative address digital signal (AV1) to a predetermined basic address digital signal (AB(M1,i)) associated with the mask format digital signal (M1,i) selected to determine the first relative address digital signal (AV1), for providing a first reduced address digital signal (AT1) with a smaller number of bits than the one in the initial address digital signal (A1); and

determining the predetermined basic address digital signal (AB(M1,i)) associated with the mask format digital signal (M1,i) by;

taking logical "0" value for the predetermined basic address digital signal (AB(M1,i) associated with the first mask format signal (M1,i) a maximum first relative address value which can be obtained using the first reduced address digital signal (AT1) incremented by one unit; and

determining a successive reduced address digital signal (AT(j)); and

successively taking for a logical value of each successive predetermined basic address digital signal (AB(Mj,k)) associated respectively with a successive mask format digital signal (Mj,k), a sum of a previous predetermined basic address digital signal (AB(Mj-1,k)) determined for a previous reduced address digital signal AT(j-1) and a maximum relative address value which can be obtained using the previous reduced address digital signal AT(j-1) incremented by one unit.