×

Satellite television broadcasting receiver including improved clamping circuit

  • US 5,510,855 A
  • Filed: 04/17/1995
  • Issued: 04/23/1996
  • Est. Priority Date: 06/18/1991
  • Status: Expired due to Term
First Claim
Patent Images

1. A satellite television broadcasting receiver comprising:

  • a channel selecting circuit for receiving, as an input signal, a first intermediate frequency signal obtained by frequency converting a plural channel of radio waves received from a satellite and for frequency converting said first intermediate frequency signal into a second intermediate frequency signal such that a selected channel of the second intermediate frequency signal has a predetermined frequency;

    a band-pass filter for receiving said second intermediate frequency signal and for passing therethrough only a desired FM signal of said selected channel of said second intermediate frequency signal;

    an FM demodulator for demodulating the desired FM signal so as to obtain a pre-emphasized video signal which has been pre-emphasized at a transmitter;

    a de-emphasis circuit for de-emphasizing the pre-emphasized video signal;

    a low-pass filter, receiving an output signal of said de-emphasis circuit, for passing therethrough only a video signal;

    a first amplifier for amplifying said video signal from said low-pass filter and outputting an amplified video signal;

    a first clamping circuit for clamping the amplified video signal and outputting a clamped video signal;

    a second amplifier for amplifying the clamped video signal and outputting a second amplified video signal; and

    a second clamping circuit for clamping the second amplified video signal and outputting a second clamped video signal,wherein each of said first clamping circuit and said second clamping circuit has an input terminal and an output terminal and each comprises;

    a capacitor connected at a first end to said input terminal and connected at a second end to said output terminal;

    a DC power source; and

    a transistor having an emitter connected to said output terminal and a base connected to said DC power source.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×