Method of arranging components in semiconductor device
First Claim
Patent Images
1. A method of arranging components in a semiconductor device on a substrate having a plurality of rows of component cell areas with wiring channels between the rows and a plurality of I/O cells, comprising the steps of:
- (a) determining a number of components in a cell-placement region to be connected to a selected I/O cell,(b) calculating a wiring capacitance for connection of the selected I/O cell to the components in the cell-placement region to check whether the wiring capacitance exceeds a predetermined limit, prior to an actual connection of the components to the I/O cells;
(c) determining, after said calculating in step (b), that, when the wiring capacitance does not exceed the predetermined limit, the components in the cell-placement region should be connected to the selected I/O cell;
(d) determining, after said determining and calculating in steps (a) and (b), that, when the wiring capacitance exceeds the predetermined limit, said calculating in step (b) should be performed again after the number of the components in the cell-placement region is reduced, and repeating said calculating and determining in steps (b)-(d) until a final size of the cell-placement region is determined;
(e) assigning predetermined cell functions to provide the components in selected component cell areas within the cell-placement region;
(f) assigning wirings between the selected component cell areas and the selected I/O cell, including main conductor lines from the selected I/O cell along the wiring channels and branch conductor lines from the selected component cells to the main conductor lines;
(g) determining initial branch line connections to each of the main conductor lines in sequence from a most weighted main conductor line, having at least as many of the branch conductor lines assigned thereto in step (f) as any other of the main conductor lines, to a least weighted main conductor line, without any of the branch conductor lines initially connected to more than one of the main conductor lines;
(h) determining final branch line connections to the main conductor lines as connections of the branch conductor lines to closest main conductor lines if any of the initial branch line connections cross at least one of the wiring channels and intersects more than one of the main conductor lines;
(i) forming the I/O cells and the components in the selected component cell areas in the cell-placement region on the substrate; and
(j) wiring the components in the cell-placement region to the selected I/O cell by forming the main conductor lines assigned in step (f) and the branch conductor lines to the final branch line connections determined in step (h).
0 Assignments
0 Petitions
Accused Products
Abstract
A method of arranging components in a semiconductor device on a substrate (11), comprising provisionally determining a wiring path (3) so that a predetermined wiring capacitance is not exceeded in a specific network (1) and then performing a wiring process of elements (12) in the specific network within a component placement region (2) determined by the wiring path.
10 Citations
9 Claims
-
1. A method of arranging components in a semiconductor device on a substrate having a plurality of rows of component cell areas with wiring channels between the rows and a plurality of I/O cells, comprising the steps of:
-
(a) determining a number of components in a cell-placement region to be connected to a selected I/O cell, (b) calculating a wiring capacitance for connection of the selected I/O cell to the components in the cell-placement region to check whether the wiring capacitance exceeds a predetermined limit, prior to an actual connection of the components to the I/O cells; (c) determining, after said calculating in step (b), that, when the wiring capacitance does not exceed the predetermined limit, the components in the cell-placement region should be connected to the selected I/O cell; (d) determining, after said determining and calculating in steps (a) and (b), that, when the wiring capacitance exceeds the predetermined limit, said calculating in step (b) should be performed again after the number of the components in the cell-placement region is reduced, and repeating said calculating and determining in steps (b)-(d) until a final size of the cell-placement region is determined; (e) assigning predetermined cell functions to provide the components in selected component cell areas within the cell-placement region; (f) assigning wirings between the selected component cell areas and the selected I/O cell, including main conductor lines from the selected I/O cell along the wiring channels and branch conductor lines from the selected component cells to the main conductor lines; (g) determining initial branch line connections to each of the main conductor lines in sequence from a most weighted main conductor line, having at least as many of the branch conductor lines assigned thereto in step (f) as any other of the main conductor lines, to a least weighted main conductor line, without any of the branch conductor lines initially connected to more than one of the main conductor lines; (h) determining final branch line connections to the main conductor lines as connections of the branch conductor lines to closest main conductor lines if any of the initial branch line connections cross at least one of the wiring channels and intersects more than one of the main conductor lines; (i) forming the I/O cells and the components in the selected component cell areas in the cell-placement region on the substrate; and (j) wiring the components in the cell-placement region to the selected I/O cell by forming the main conductor lines assigned in step (f) and the branch conductor lines to the final branch line connections determined in step (h). - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A method of wiring components on a semiconductor substrate, comprising the steps of:
-
(a) determining a cell placement area for cells on the semiconductor substrate, the cell placement area defined to prevent wiring therein from exceeding a predetermined wiring capacitance; (b) integrating the components in at least some of the cells on the semiconductor substrate in the cell placement area; and (c) wiring the components in the cells integrated in step (b) along predetermined wiring paths in the cell placement area, said wiring including the substeps of; (c1) assigning main conductor lines from an input/output cell along the predetermined wiring paths and branch conductor lines from the components towards the main conductor lines; (c2) determining branch line connections to each of the main conductor lines in sequence from a most weighted main conductor line, having at least as many intersections with the branch conductor lines assigned in step (c1) as any other of the main conductor lines, to a least weighted main conductor line, with each the branch conductor lines connected to only one of the main conductor lines closest thereto; and (c3) wiring the components in the cell placement area to the input/output cell by forming the main conductor lines assigned in step (c1) and the branch conductor lines to the branch line connections determined in step (c2).
-
-
8. A method of wiring components on a semiconductor substrate, comprising the steps of:
-
(a) determining a cell placement area for cells on the semiconductor substrate, the cell placement area defined to prevent wiring therein from exceeding a predetermined wiring capacitance, including defining predetermined numbers of rows and columns of the cells with the predetermined wiring paths between the cells; (b) integrating the components in at least some of the cells on the semiconductor substrate in the cell placement area; and (c) wiring the components in the cells integrated in step (b) along predetermined wiring paths in the cell placement area, said wiring in step (c) including the substeps of; (c1) preparing a wiring map of a predetermined arrangement of the cells and the predetermined wiring paths between the rows of the cells; (c2) assigning main conductor lines in the predetermined wiring paths; (c3) determining initial branch line connections from the components in the cell placement area to the main conductor lines; (c4) successively and provisionally selecting a most weighted main conductor line from among the main conductor lines in accordance with a number of points of intersection of the main conductor lines and the initial branch line connections; (c5) determining final branch line connections to the main conductor lines as branch conductor lines from the components to closest main conductor lines if any of the initial branch line connections cross at least one of the wiring channels and intersects more than one of the main conductor lines; and (c6) modifying the main conductor lines provisionally selected in step (c4), taking into account lengths of the branch conductor lines connected thereto.
-
-
9. A method of arranging components in a semiconductor device on a substrate having a plurality of components and a plurality of I/O cells, comprising the steps of:
-
(a) calculating a wiring capacitance between one of the I/O cells and the components to check whether the wiring capacitance exceeds a predetermined limit prior to an actual connection of the components to the one of the I/O cells; (b) determining, after said calculating in step (a), that the components are defined within a cell-placement area on the substrate, when the wiring capacitance does not exceed the predetermined limit; (c) determining, after said calculating in step (a), that the components are defined outside of the cell placement area when the wiring capacitance exceeds the limit; (d) assigning predetermined cell functions to the components within the cell-placement area determined in step (b) and assigning predetermined wirings between cells of the components, and between the cells and the one of the I/O cells, in accordance with the predetermined cell functions; (e) forming the one of the I/O cell and the cells determined in steps (a) and (b), in the cell-placement area on the substrate; and (f) wiring the cells to associated I/O cells, in the cell-placement area on the substrate.
-
Specification