Selective formation of low-density, low-dielectric-constant insulators in narrow gaps for line-to-line capacitance reduction
First Claim
1. A method of making an interconnect layer in a semiconductor device with a reduction in line-to-line capacitance, comprising:
- a. forming interconnect lines on a semiconductor body with a first and a second of said lines being spaced at less than one and one-half line width and with a third line being spaced from said second line by at least three line widths;
b. coating a dielectric layer over the semiconductor body and the plurality of interconnect lines;
c. baking said dielectric layer; and
d. curing said dielectric layer at an elevated temperature to form a dielectric between said first and second lines which is less dense than said dielectric between said second and third line and in which said dielectric between said first and said second lines has a dielectric constant of less than 3.7.
1 Assignment
0 Petitions
Accused Products
Abstract
An interconnect structure and method is described herein. First, interconnect lines 14a-d are formed on a semiconductor body 10. Then, a dielectric layer 20 is coated over the semiconductor body and the interconnect lines 14a-d to a thickness sufficient to more than fill the gaps between adjacent interconnect lines. The dielectric layer 20 is baked and then cured at a elevated temperature greater than the baking temperature. By using baking, then curing, the dielectric layer 20 inside the gaps has a lower density than that above interconnect lines and that in open fields. The removal of dielectric layer from the top of the interconnect lines by etchback is optional. Finally, a layer of silicon dioxide 12 is deposited over the interconnect lines 14a-d and the dielectric layer 20. In one embodiment, contact vias 11 are then etched through the silicon dioxide 12 and dielectric layer 20 to the interconnect lines 14a-c. Preferably, the dielectric material is spun on. One advantage of the invention is providing a metallization scheme that reduces line-to-line capacitance. A further advantage of the invention is providing a metallization scheme that reduces crosstalk and power dissipation. A further advantage of the invention is providing a dielectric layer between interconnect lines having a lower density and a lower dielectric constant than dense silicon dioxide.
43 Citations
9 Claims
-
1. A method of making an interconnect layer in a semiconductor device with a reduction in line-to-line capacitance, comprising:
-
a. forming interconnect lines on a semiconductor body with a first and a second of said lines being spaced at less than one and one-half line width and with a third line being spaced from said second line by at least three line widths; b. coating a dielectric layer over the semiconductor body and the plurality of interconnect lines; c. baking said dielectric layer; and d. curing said dielectric layer at an elevated temperature to form a dielectric between said first and second lines which is less dense than said dielectric between said second and third line and in which said dielectric between said first and said second lines has a dielectric constant of less than 3.7. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
Specification