CMOS thin-film transistor having split gate structure
First Claim
Patent Images
1. A thin film semiconductor device for use as an inverter having an input terminal and an output terminal such that when a zero or relatively low voltage signal is input at said input terminal, a relatively high voltage signal is generated at the output terminal of said inverter, comprising:
- a substrate;
a first semiconductor layer and a second semiconductor layer formed on said substrate;
an N-type thin film transistor including a first channel region formed in said first semiconductor layer, a first source region formed in said first semiconductor layer, a first drain region formed in said first semiconductor layer, a first gate insulating film formed on said first channel region, and a first gate electrode formed on said first gate insulating film;
a P-type thin film transistor including a second channel region formed in said second semiconductor layer, a second source region formed in said second semiconductor layer, a second drain region formed in said second semiconductor layer, a second gate insulating film formed on said second channel region, and a second gate electrode formed on said second gate insulating film,wherein said input terminal is connected to said first and second gate electrodes and said output terminal is connected to said first and second drain regions, said first gate electrode having a plurality of first gate electrode sections spaced apart along a channel length direction extending between the first source and drain regions,wherein when a substantially zero voltage is applied to said input terminal, leakage current between said first drain region and said first source region is minimized;
wherein a length of the first channel region is dimensioned to balance resistance characteristics of the thin film semiconductor device; and
wherein N-type regions are formed in portions of the first channel region not covered by the gate electrode sections so as to form a plurality of channel subregions spaced apart along said channel length direction, each of the channel subregions being adjacent to the respective first gate electrode sections, whereby p-n junctions are formed across the first channel region when a relatively high voltage is applied between the first source region and the first drain region of the N-type thin film transistor.
0 Assignments
0 Petitions
Accused Products
Abstract
A thin-film semiconductor device having a CMOS inverter comprising a pair of n-type and p-type thin-film transistors, wherein the gate electrode of at least one of the paired thin-film transistors comprises a plurality of gate electrode sections spaced apart along the channel length. The channel region of the n-type thin-film transistor is doped with p-type impurities. This structure serves to reduce the leakage current and maintain high OFF resistance for a high source-drain voltage. Further, since a good symmetry of characteristics is maintained between the n-type and p-type thin-film transistors that constitute the CMOS inverter, no appreciable bias is caused in the output voltage of the CMOS inverter.
119 Citations
17 Claims
-
1. A thin film semiconductor device for use as an inverter having an input terminal and an output terminal such that when a zero or relatively low voltage signal is input at said input terminal, a relatively high voltage signal is generated at the output terminal of said inverter, comprising:
-
a substrate; a first semiconductor layer and a second semiconductor layer formed on said substrate; an N-type thin film transistor including a first channel region formed in said first semiconductor layer, a first source region formed in said first semiconductor layer, a first drain region formed in said first semiconductor layer, a first gate insulating film formed on said first channel region, and a first gate electrode formed on said first gate insulating film; a P-type thin film transistor including a second channel region formed in said second semiconductor layer, a second source region formed in said second semiconductor layer, a second drain region formed in said second semiconductor layer, a second gate insulating film formed on said second channel region, and a second gate electrode formed on said second gate insulating film, wherein said input terminal is connected to said first and second gate electrodes and said output terminal is connected to said first and second drain regions, said first gate electrode having a plurality of first gate electrode sections spaced apart along a channel length direction extending between the first source and drain regions, wherein when a substantially zero voltage is applied to said input terminal, leakage current between said first drain region and said first source region is minimized; wherein a length of the first channel region is dimensioned to balance resistance characteristics of the thin film semiconductor device; and wherein N-type regions are formed in portions of the first channel region not covered by the gate electrode sections so as to form a plurality of channel subregions spaced apart along said channel length direction, each of the channel subregions being adjacent to the respective first gate electrode sections, whereby p-n junctions are formed across the first channel region when a relatively high voltage is applied between the first source region and the first drain region of the N-type thin film transistor. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
-
13. A thin film semiconductor device, comprising:
-
a substrate; a first semiconductor layer and a second semiconductor layer formed on said substrate; an N-type thin film transistor including a first channel region formed in said first semiconductor layer, a first source region formed in said first semiconductor layer, a first drain region formed in said first semiconductor layer, a first gate insulating film formed on said first channel region, and a first gate electrode formed on said first gate insulating film; a P-type thin film transistor including a second channel region formed in said second semiconductor layer, a second source region formed in said second semiconductor layer, a second drain region formed in said second semiconductor layer, a second gate insulating film formed on said second channel region, and a second gate electrode formed on said second gate insulating film; wherein said first gate electrode has a plurality of first gate electrode sections spaced apart along a channel length direction extending between the first source and drain regions, and said first channel region has a plurality of channel subregions spaced apart along the channel length direction to form a plurality of p-n junctions when a relatively high voltage is applied between the first source region and the first drain region of the N-type thin film transistor, each of the channel subregions being adjacent to the respective first gate electrode sections, thereby sharing a voltage applied between the first source region and the first drain region with the plurality of p-n junctions and increasing dielectric strength between the first source region and the first drain region. - View Dependent Claims (14, 15, 16, 17)
-
Specification
-
- Resources
Litigation Campaign Assessment
Thank you for your request. You will receive a custom alert email when the Litigation Campaign Assessment is available.
×
-
Current AssigneeSharp Kabushiki Kaisha (Hon Hai Precision Industry Co., Ltd.)
-
Original AssigneeSharp Kabushiki Kaisha (Hon Hai Precision Industry Co., Ltd.)
-
InventorsYamashita, Toshihiro, Shimada, Takayuki, Takafuji, Yutaka, Matsushima, Yasuhiro, Yoshimura, Yoji
-
Primary Examiner(s)Limanek, Robert P.
-
Assistant Examiner(s)Hardy, David B.
-
Application NumberUS08/392,621Time in Patent Office482 DaysField of Search257/57, 257/59, 257/72, 257/69, 257/369, 257/351, 257/347, 257/372, 257/365, 257/408, 257/66, 257/344, 257/444, 257/448, 257/204, 257/206US Class Current257/72CPC Class CodesH01L 27/12 the substrate being other t...
