×

Fault-tolerant processing system

  • US 5,533,188 A
  • Filed: 10/19/1992
  • Issued: 07/02/1996
  • Est. Priority Date: 10/19/1992
  • Status: Expired due to Fees
First Claim
Patent Images

1. A system for implementing fault-tolerant processing using a fiber optic network, comprising:

  • a plurality of backplanes including a local backplane and at least one external backplane;

    a plurality of processing modules including at least one local processing module and at least one redundant processing module, each said processing module having a bus control, wherein each said local processing module is optically connected to the local backplane and each said redundant processing module is optically connected to one said external backplane, each said external backplane having an optical connection to at least one said redundant processing module, wherein each backplane comprises;

    (a) redundancy management means for controlling access to the backplane, for comparing data from each said local processing module with data from each said redundant processing module and for producing corrected data based on the comparison, the redundancy management means of each said local backplane being optically interconnected to each said redundancy management means in each said external backplane;

    (b) a local write bus optically connecting each said local processing module to said redundancy management means so that said data from each said local processing module are optically transmittable to said redundancy management means; and

    (c) a local read bus optically connecting said redundancy management means to each said local processing module so that said corrected data are optically transmittable to each said local processing module;

    wherein each said bus control optically connects said local processing module to the local read bus and the local write bus; and

    said redundancy management means includes synchronizing means for synchronizing transmission of said data from each said local processing module through said local write bus and to each said local processing module through said local read bus.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×