Jitter/wander reduction circuit for pulse-stuffed, synchronized digital communications
First Claim
1. A jitter and wander reduction circuit for a receiver deriving an output clock signal from an independent clock signal, and phase adjustment signals relate to a deviation of said independent clock signal from an input clock signal, comprising:
- a frequency offset estimation circuit receiving said phase adjustment signals and providing a frequency offset estimation signal;
a phase controller receiving said frequency offset estimation signal and providing a feedback signal to said frequency offset estimation circuit, and a phase difference signal; and
a clock generator circuit receiving said independent clock signal and said phase difference signal, said independent clock signal being adjusted based on said phase difference signal to provide an output clock signal.
1 Assignment
0 Petitions
Accused Products
Abstract
A jitter/wander reduction circuit is provided for a desynchronizer deriving an output clock signal from an independent clock signal and phase adjustment signals. Phase adjustment signals relate to a deviation of the independent clock signal from an input clock signal. The circuit includes a frequency offset estimation circuit receiving phase adjustment signals and providing a frequency offset estimation signal. A phase controller receives the frequency offset estimation signal, provides a feedback signal to the frequency offset estimation circuit, and provides a phase difference signal. A clock generator circuit receives the independent clock signal and the phase difference signal. The independent clock signal is adjusted based on the phase difference signal to provide an output clock signal.
-
Citations
12 Claims
-
1. A jitter and wander reduction circuit for a receiver deriving an output clock signal from an independent clock signal, and phase adjustment signals relate to a deviation of said independent clock signal from an input clock signal, comprising:
-
a frequency offset estimation circuit receiving said phase adjustment signals and providing a frequency offset estimation signal; a phase controller receiving said frequency offset estimation signal and providing a feedback signal to said frequency offset estimation circuit, and a phase difference signal; and a clock generator circuit receiving said independent clock signal and said phase difference signal, said independent clock signal being adjusted based on said phase difference signal to provide an output clock signal. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A method for complying with maximum time interval error specifications for an output clock signal derived from received frame information transmitted over a digital data communications link, comprising the steps of:
-
(a) forming a frequency offset estimate using received stuff signals from said frame information; (b) providing said frequency offset estimate to a phase controller circuit; (c) locking said output clock signal via said phase controller circuit to said received stuff signals by using residual phase information from said phase controller circuit in step (a); and (d) signalling a clock generator circuit from said phase controller circuit to advance or retard the phase of said output clock signal based on said frequency offset estimate.
-
Specification